Digital phase-locked loop and related merged duty cycle calibration scheme for frequency synthesizers
US-2024171181-A1 · May 23, 2024 · US
Programmable delay generator and cascaded interpolator
US8928384B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8928384-B2 |
| Application number | US-201314018034-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 4, 2013 |
| Priority date | Jun 10, 2011 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A programmable delay generator and a cascaded interpolator are provided. The cascaded interpolator includes a set of interpolator stages, each having two signal inputs and two signal outputs, configured to receive two input signals having two different phases and to generate two output signals that have a phase separation equal to a fraction of a phase separation of the two input signals; and a phase converter connected to a last stage of the plurality of single-bit interpolator stages, configured to convert the two output signals into a single final output signal of a given phase.
First claim
Opening claim text (preview).
What is claimed is: 1. A cascaded interpolator, comprising: a plurality of single-bit interpolator stages, each having two signal inputs and two signal outputs, configured to receive two input signals having two different phases and to generate therefrom two output signals that have a phase separation equal to a fraction of a phase separation of the two input signals, each of said single-bit interpolator stages comprising a 2:1 multiplexer and a 1:1 interpolator; and a phase con…
Assignees
Inventors
Classifications
Electricity · mapped topic
- H03K5/131Primary
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8928384B2 cover?
- A programmable delay generator and a cascaded interpolator are provided. The cascaded interpolator includes a set of interpolator stages, each having two signal inputs and two signal outputs, configured to receive two input signals having two different phases and to generate two output signals that have a phase separation equal to a fraction of a phase separation of the two input signals; and a…
- Who is the assignee on this patent?
- IBM
- What technology area does this patent fall under?
- Primary CPC classification H03K5/131. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).