System in package structure, electroplating module thereof and memory storage device
US-2015379389-A1 · Dec 31, 2015 · US
US8928131B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8928131-B2 |
| Application number | US-201313961197-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 7, 2013 |
| Priority date | May 31, 2005 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The semiconductor device of the invention includes a transistor, an insulating layer provided over the transistor, a first conductive layer (corresponding to a source wire or a drain wire) electrically connected to a source region or a drain region of the transistor through an opening portion provided in the insulating layer, a first resin layer provided over the insulating layer and the first conductive layer, a layer containing conductive particles which is electrically connected to the first conductive layer through an opening portion provided in the first resin layer, and a substrate provided with a second resin layer and a second conductive layer serving as an antenna. In the semiconductor device having the above-described structure, the second conductive layer is electrically connected to the first conductive layer with the layer containing conductive particles interposed therebetween. In addition, the second resin layer is provided over the first resin layer.
Opening claim text (preview).
What is claimed is: 1. A semiconductor device comprising: a first substrate; a transistor including a source region and a drain region over the first substrate; an insulating layer over the transistor; a first conductive layer electrically connected to one of the source region and the drain region through a first opening portion in the insulating layer; a second conductive layer electrically connected to the other of the source region and the drain region through a second…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.