Semiconductor package and fabrication method thereof

US8928098B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-8928098-B2
Application numberUS-201213714218-A
CountryUS
Kind codeB2
Filing dateDec 13, 2012
Priority dateDec 13, 2011
Publication dateJan 6, 2015
Grant dateJan 6, 2015

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor package includes: a chip having a first portion and a second portion disposed on the first portion, wherein the second portion has at least a through hole therein for exposing a portion of the first portion, and the first portion and/or the second portion has a MEMS; and an etch stop layer formed between the first portion and the second portion and partially exposed through the through hole of the second portion. The invention allows an electronic element to be received in the through hole so as for the semiconductor package to have integrated functions of the MEMS and the electronic element. Therefore, the need to dispose the electronic element on a circuit board as in the prior art can be eliminated, thereby saving space on the circuit board.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor package, comprising: a chip having a first portion and a second portion formed on the first portion, wherein the second portion has at least a through hole therein for exposing a portion of the first portion, the first portion and/or the second portion has a MEMS (Micro-Electro-Mechanical System), the first portion of the chip has a recess in communication with the through hole, and the recess does not penetrate through the first portion; a…

Assignees

Inventors

Classifications

  • Operations & Transport · mapped topic

  • Operations & Transport · mapped topic

  • B81B7/007Primary

    Operations & Transport · mapped topic

Patent family

Related publications grouped by family.

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US8928098B2 cover?
A semiconductor package includes: a chip having a first portion and a second portion disposed on the first portion, wherein the second portion has at least a through hole therein for exposing a portion of the first portion, and the first portion and/or the second portion has a MEMS; and an etch stop layer formed between the first portion and the second portion and partially exposed through the …
Who is the assignee on this patent?
Xintec Inc, Xintec Inc
What technology area does this patent fall under?
Primary CPC classification B81C1/00301. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).