Semiconductor devices having a seal ring
US-2024413245-A1 · Dec 12, 2024 · US
Field-effect transistor having back gate and method of fabricating the same
US8928080B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8928080-B2 |
| Application number | US-201213554066-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 20, 2012 |
| Priority date | Dec 6, 2011 |
| Publication date | Jan 6, 2015 |
| Grant date | Jan 6, 2015 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A back-bias region is disposed on a substrate. A buried insulating layer covers the substrate and the back-bias region. A body is formed on the buried insulating layer and partially overlaps the back-bias region. A drain is in contact with the body. A gate electrode covers top and lateral surfaces of the body.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor device comprising: a back-bias region on a substrate; a buried insulating layer covering the substrate and the back-bias region; a body on the buried insulating layer, the body configured to partially overlap the back-bias region; a drain in contact with the body; and a gate electrode covering top and lateral surfaces of the body, wherein the back-bias region and drain are spaced apart in a horizontal direction so that the back bias…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US8928080B2 cover?
- A back-bias region is disposed on a substrate. A buried insulating layer covers the substrate and the back-bias region. A body is formed on the buried insulating layer and partially overlaps the back-bias region. A drain is in contact with the body. A gate electrode covers top and lateral surfaces of the body.
- Who is the assignee on this patent?
- Sun Min-Chul, Park Byung-Gook, Samsung Electronics Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification H10D30/62. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Jan 06 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).