System and method for video coding
US-2024314310-A1 · Sep 19, 2024 · US
Encoder, decoder, and method for transmitting bitstream
US2026101056A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2026101056-A1 |
| Application number | US-202519415036-A |
| Country | US |
| Kind code | A1 |
| Filing date | Dec 10, 2025 |
| Priority date | Apr 12, 2021 |
| Publication date | Apr 9, 2026 |
| Grant date | — |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A decoder includes a processor and a memory storing a computer program which, when executed by the processor, causes the processor to perform the following operations. A bitstream is parsed to obtain a video flag. When the video flag indicates that a video satisfies a preset condition, the bitstream is parsed to obtain a last-significant-coefficient position-reverse flag and coordinate information of a last significant coefficient. When the last-significant-coefficient position-reverse flag indicates that a position of the last significant coefficient is reversed for a current block, the position of the last significant coefficient is determined by calculation with the coordinate information of the last significant coefficient. According to a preset scanning order, all coefficients before the position of the last significant coefficient are decoded to determine coefficients of the current block.
First claim
Opening claim text (preview).
What is claimed is: 1 . A decoder, comprising a processor and a memory storing a computer program which, when executed by the processor, causes the processor to: parse a bitstream to obtain a sequence level flag; parse the bitstream to obtain a last-significant-coefficient position-reverse flag and coordinate information of a last significant coefficient when the sequence level flag indicates that a video satisfies a preset condition, wherein the preset condition comprises at…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US2026101056A1 cover?
- A decoder includes a processor and a memory storing a computer program which, when executed by the processor, causes the processor to perform the following operations. A bitstream is parsed to obtain a video flag. When the video flag indicates that a video satisfies a preset condition, the bitstream is parsed to obtain a last-significant-coefficient position-reverse flag and coordinate informat…
- Who is the assignee on this patent?
- Guangdong Oppo Mobile Telecommunications Corp Ltd
- What technology area does this patent fall under?
- Primary CPC classification H04N19/13. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Thu Apr 09 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).