Electronic device package and fabricating method thereof
US-2024347575-A1 · Oct 17, 2024 · US
US2026082717A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2026082717-A1 |
| Application number | US-202519195311-A |
| Country | US |
| Kind code | A1 |
| Filing date | Apr 30, 2025 |
| Priority date | Dec 11, 2014 |
| Publication date | Mar 19, 2026 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Methods of forming a back side image sensor device, as well as back side image sensor devices formed, are disclosed. In one such a method, an image sensor wafer having a first dielectric layer with a first surface is obtained. A reconstituted wafer having a processor die and a second dielectric layer with a second surface is obtained. The reconstituted wafer and the image sensor wafer are bonded to one another including coupling the first surface of the first dielectric layer and the second surface of the second dielectric layer. In another method, such formation is for a processor die bonded to an image sensor wafer. In yet another method, such formation is for a processor die bonded to an image sensor die.
Opening claim text (preview).
1 . A method, comprising: obtaining an image sensor wafer having a first dielectric layer with a first surface; obtaining a reconstituted wafer having a processor die and a second dielectric layer with a second surface; and bonding the reconstituted wafer and the image sensor wafer to one another including coupling the first surface of the first dielectric layer and the second surface of the second dielectric layer.
between stacked chips · CPC title
on encapsulations · CPC title
On different surfaces · CPC title
Dispositions, e.g. layouts · CPC title
comprising holes having chips therein · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.