Holographically displaying three-dimensional objects

US2026073822A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2026073822-A1
Application numberUS-202519329237-A
CountryUS
Kind codeA1
Filing dateSep 15, 2025
Priority dateMay 12, 2023
Publication dateMar 12, 2026
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods, apparatus, devices, subsystems, and systems for holographically displaying three-dimensional objects are provided. In one aspect, a system includes a display and a controller coupled to the display. The controller is configured to: obtain primitive data of a plurality of primitives corresponding to an object, the primitive data indicating an overlap between adjacent primitives of the plurality of primitives; generate control signals for a plurality of display elements of a display using the primitive data of the plurality of primitives; and transmit the control signals to the display to modulate the plurality of display elements of the display based on the control signals.

First claim

Opening claim text (preview).

1 . A computer-implemented method of manipulating data of a plurality of primitves corresponing to at least one object, the data primitive data of each primitive of the plurality of primitives, a primitive comprising at least one vertex, primitive data of the primitive comprising data of the at least one vertex, the computer-implemented method comprising: for each of a plurality of vertices of the plurality of primitives, associating a respective vertex identifier of the vertex with the respective vertex data of the vertex, and storing the association between the respective vertex identifier and the respective vertex data of the vertex in a memory; and for each of the plurality of primitives, associating a respective primitive identifier of the primitive with one or more respective vertex identifiers of one or more vertices of the primitive in the memory, and storing an association between the respective primitive identifier and the one or more respective vertex identifiers for the primitive in the memory. 2 .- 135 . (canceled) 1 . (canceled) 2 .- 135 . (canceled) 136 . A method of fabricating an irregular device, comprising: providing a circuitry comprising a plurality of circuits and a plurality of vias; and forming the plurality of elements on the circuitry, the plurality of elements being respectively aligned with the plurality of vias, wherein each of the plurality of elements comprises a metallic electrode, metallic electrodes of the plurality of elements being isolated from one another and forming an irregular pattern, and wherein each of the metallic electrodes is coupled to a respective circuit of the plurality of circuits through a corresponding via of the plurality of vias, and is aligned with the corresponding via. 137 . The method of claim 136 , wherein each of the metallic electrodes is one-to-one conductively coupled to the respective circuit of the plurality of circuits via the corresponding via. 138 . The method of claim 136 , wherein two or more vias of the plurality of vias are irregularly spaced on corresponding circuits of the plurality of circuits. 139 . The method of claim 136 , wherein two or more vias of the plurality of vias are regularly spaced on corresponding circuits of the plurality of circuits. 140 . The method of claim 136 , wherein forming the plurality of elements comprises: forming a metallic layer on the plurality of vias; and patterning the metallic layer based on the irregular pattern to obtain the metallic electrodes. 141 . The method of claim 136 , wherein forming the plurality of elements on the circuitry comprises: forming the plurality of elements on the circuitry based on information of a plurality of shapes, each of the plurality of shapes corresponding to a respective metallic electrode of the metallic electrodes. 142 . The method of claim 141 , wherein a position relationship between each of the metallic electrodes and the corresponding via satisfies one or more criteria, and wherein the position relationship between the metallic electrode and the corresponding via is determined based on information of a corresponding shape of the metallic electrode and information of a central point of the corresponding via. 143 . The method of claim 142 , wherein the position relationship between the metallic electrode and the corresponding via comprises: a distance between each vertex of the corresponding shape of the metallic electrode and the central point of the corresponding via being no smaller than a first threshold; and a distance between each edge of the corresponding shape and the central point is no smaller than a second threshold. 144 . The method of claim 143 , wherein at least one of the first threshold or the second threshold is determined based on at least one of a radius of the corresponding via, a fabrication tolerance, or a gap between adjacent metallic electrodes. 145 . The method of claim 136 , further comprising: before forming the plurality of elements, aligning a fabrication pattern for the plurality of elements with the plurality of vias, the fabrication pattern corresponding to the irregular pattern. 146 . The method of claim 145 , wherein the fabrication pattern for the plurality of elements is aligned with the plurality of vias based on at least one alignment marker on a peripheral area of the plurality of elements. 147 . The method of claim 136 , wherein the plurality of elements are distributed into a plurality of panels that are adjacently arranged on the circuitry, and wherein the method comprises: aligning, for each panel of the plurality of panels, a fabrication pattern with positions of vias in the panel; and after the alignment, forming corresponding metal electrodes in the panel. 148 . The method of claim 147 , wherein forming the metal electrodes in the panel comprises patterning with a patterning beam. 149 . The method as in claim 148 , wherein the patterning beam is an electron beam. 150 . The method as in claim 148 , wherein the patterning beam is an optical beam. 151 . The method of claim 136 , wherein forming the plurality of elements comprises: forming a first alignment layer on top of the metallic electrodes; forming separate spacers on the first alignment layer; forming a liquid crystal layer on the first alignment layer; forming a second alignment layer on top of the plurality of the liquid crystal layer and the separate spacers; and forming a transparent conductive layer on top of the second alignment layer as a common electrode, wherein each of the metallic electrodes is configured to reflect light through the liquid crystal layer. 152 . The method of claim 136 , wherein adjacent metallic electrodes of the metallic electrodes have different shapes. 153 . The method of claim 136 , wherein at least one metallic electrode of the metallic electrodes has an irregular polygon shape. 154 . A device comprising: a circuitry comprising a plurality of circuits and a plurality of vias; and a plurality of elements on the circuitry, wherein each of the plurality of elements comprises a metallic electrode, metallic electrodes of the plurality of elements being isolated from one another and forming an irregular pattern, wherein each of the metallic electrodes is coupled to a respective circuit of the plurality of circuits through a corresponding via of the plurality of vias, and the metallic electrode is aligned with the corresponding via. 155 . The device of claim 154 , wherein each of the metallic electrodes is one-to-one conductively coupled to the respective circuit of the plurality of circuits via the corresponding via, and wherein, for each of the metallic electrodes, the corresponding via is positioned at a centroid of the metallic electrode.

Assignees

Inventors

Classifications

  • characterised by their electrical, optical, physical properties; materials therefor; method of making · CPC title

  • using liquid crystals · CPC title

  • Details of control of colour illumination sources · CPC title

  • characterised by their geometrical arrangement · CPC title

  • G09G3/003Primary

    to produce spatial visual effects · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2026073822A1 cover?
Methods, apparatus, devices, subsystems, and systems for holographically displaying three-dimensional objects are provided. In one aspect, a system includes a display and a controller coupled to the display. The controller is configured to: obtain primitive data of a plurality of primitives corresponding to an object, the primitive data indicating an overlap between adjacent primitives of the p…
Who is the assignee on this patent?
Pacific Light & Hologram Inc
What technology area does this patent fall under?
Primary CPC classification G09G3/003. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Mar 12 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).