Display panel and electronic device including the same

US2026045217A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2026045217-A1
Application numberUS-202519206154-A
CountryUS
Kind codeA1
Filing dateMay 13, 2025
Priority dateAug 6, 2024
Publication dateFeb 12, 2026
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel includes a pixel including a pixel circuit and a light-emitting diode, a data line configured to provide a data signal to the pixel, a gate line configured to provide a gate signal to the pixel, and a power line configured to provide a power signal to the pixel. The pixel circuit includes a driving transistor, a switching transistor, a compensation transistor, and a sub-compensation transistor. The sub-compensation transistor is configured to transfer a compensation signal to a sub-control electrode of the driving transistor and is configured to be controlled by the same signal as the compensation transistor.

First claim

Opening claim text (preview).

What is claimed is: 1 . A display panel, comprising: a pixel comprising a pixel circuit and a light-emitting diode; a data line configured to provide a data signal to the pixel; a gate line configured to provide a gate signal to the pixel; and a power line configured to provide a power signal to the pixel, wherein the pixel circuit comprises: a driving transistor electrically connected to the light-emitting diode and comprising an input electrode, an output electrode, a control electrode, and a sub-control electrode; a switching transistor configured to be controlled by the gate signal and disposed between the data line and the driving transistor; a compensation transistor disposed between the output electrode and the control electrode of the driving transistor; and a sub-compensation transistor configured to transfer a compensation signal to the sub-control electrode of the driving transistor and configured to be controlled by a same signal as the compensation transistor. 2 . The display panel of claim 1 , wherein a voltage value of the compensation signal is greater than a voltage value of the power signal. 3 . The display panel of claim 1 , wherein a voltage value of the compensation signal decreases as an ambient temperature decreases. 4 . The display panel of claim 1 , further comprising: an emission control line configured to provide an emission control signal to the pixel; a first emission transistor configured to be controlled by the emission control signal and disposed between the power line and the driving transistor; a second emission transistor configured to be controlled by the emission control signal and disposed between the driving transistor and the light-emitting diode; and an emission compensation transistor configured to be controlled by the emission control signal and disposed between the power line and the sub-control electrode of the driving transistor. 5 . The display panel of claim 1 , further comprising: a capacitor disposed between the power line and the compensation transistor. 6 . The display panel of claim 1 , further comprising: a first initialization line configured to provide a first initialization signal to the pixel; and a first initialization transistor disposed between the first initialization line and the control electrode of the driving transistor and configured to be turned on simultaneously with the compensation transistor for a predetermined period. 7 . The display panel of claim 1 , further comprising: a second initialization line configured to provide a second initialization signal to the pixel; and a second initialization transistor disposed between the second initialization line and the light-emitting diode and configured to transfer the second initialization signal to the light-emitting diode. 8 . The display panel of claim 7 , further comprising: a bias signal line configured to provide a bias signal to the pixel; and a bias transistor disposed between the bias signal line and the driving transistor and configured to be controlled by a same signal as the second initialization transistor. 9 . A display panel, comprising: a pixel comprising a pixel circuit and a light-emitting diode; a data line configured to provide a data signal to the pixel; a gate line configured to provide a gate signal to the pixel; a power line configured to provide a power signal to the pixel; and an emission control line configured to provide an emission control signal to the pixel, wherein the pixel circuit comprises: a driving transistor electrically connected to the light-emitting diode and comprising an input electrode, an output electrode, a control electrode, and a sub-control electrode; a switching transistor configured to be controlled by the gate signal and disposed between the data line and the driving transistor; a first emission transistor configured to be controlled by the emission control signal and disposed between the power line and the driving transistor; a second emission transistor configured to be controlled by the emission control signal and disposed between the driving transistor and the light-emitting diode; and an emission compensation transistor configured to be controlled by the emission control signal and disposed between the power line and the sub-control electrode of the driving transistor. 10 . The display panel of claim 9 , further comprising: a compensation transistor disposed between the output electrode and the control electrode of the driving transistor; and a sub-compensation transistor configured to transfer a compensation signal to the sub-control electrode of the driving transistor and configured to be controlled by a same signal as the compensation transistor. 11 . The display panel of claim 10 , wherein a voltage value of the compensation signal is greater than a voltage value of the power signal. 12 . The display panel of claim 11 , wherein the voltage value of the compensation signal decreases as an ambient temperature decreases. 13 . The display panel of claim 12 , further comprising: a capacitor disposed between the power line and the compensation transistor. 14 . The display panel of claim 13 , further comprising: a first initialization line configured to provide a first initialization signal to the pixel; and a first initialization transistor disposed between the first initialization line and the control electrode of the driving transistor and configured to be turned on simultaneously with the compensation transistor for a predetermined period. 15 . The display panel of claim 14 , further comprising: a second initialization line configured to provide a second initialization signal to the pixel; and a second initialization transistor disposed between the second initialization line and the light-emitting diode and configured to transfer the second initialization signal to the light-emitting diode. 16 . The display panel of claim 15 , further comprising: a bias signal line configured to provide a bias signal to the pixel; and a bias transistor disposed between the bias signal line and the driving transistor and configured to be controlled by a same signal as the second initialization transistor. 17 . The display panel of claim 16 , wherein a voltage value of the data signal is greater than or equal to about 0.5 V and smaller than or equal to about 6.8 V, a voltage value of the bias signal is greater than or equal to about 5.0 V and smaller than or equal to about 6.0V, the voltage value of the power signal is greater than or equal to about 4.1 V and smaller than or equal to about 5.1 V, a voltage value of the first initialization signal is greater than or equal to about −3.0 V and smaller than or equal to about −2.0 V, and a voltage value of the second initialization signal is greater than or equal to about −1.9 V and smaller than or equal to about −0.5 V. 18 . An electronic device, comprising: a processor; a memory having stored application programs for execution by the processor; a display device, comprising: a display panel, wherein the display panel comprises: a pixel comprising a pixel circuit and a light-emitting diode; a data line configured to provide a data signal to the pixel; a gate line configured to provide a gate signal to the pixel; and a power line configured to provide a power signal to the pixel, wherein the pixel circuit comprises: a driving transistor electrically connected to the light-emitting diode and comprising an input electrode, an output elec

Assignees

Inventors

Classifications

  • Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver · CPC title

  • Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current · CPC title

  • forming a memory circuit, e.g. a dynamic memory with one capacitor · CPC title

  • characterised by multiple TFTs · CPC title

  • Electrodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2026045217A1 cover?
A display panel includes a pixel including a pixel circuit and a light-emitting diode, a data line configured to provide a data signal to the pixel, a gate line configured to provide a gate signal to the pixel, and a power line configured to provide a power signal to the pixel. The pixel circuit includes a driving transistor, a switching transistor, a compensation transistor, and a sub-compensa…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3233. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Feb 12 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).