Display substrate and display apparatus
US-2024431163-A1 · Dec 26, 2024 · US
US2025374781A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2025374781-A1 |
| Application number | US-202519084759-A |
| Country | US |
| Kind code | A1 |
| Filing date | Mar 20, 2025 |
| Priority date | Jun 4, 2024 |
| Publication date | Dec 4, 2025 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device may include a substrate including a display area and a peripheral area disposed outside a display area, a light-emitting element disposed on the display area of the substrate, a static electricity prevention layer configured to cover a side surface of the substrate, and a static electricity test wire disposed on the peripheral area, where the static electricity test wire may include a plurality of first test wires spaced apart from each other and connected to the static electricity prevention layer, respectively, and a second test wire electrically connected to the plurality of first test wires.
Opening claim text (preview).
What is claimed is: 1 . A display device comprising: a substrate comprising a display area and a peripheral area disposed outside a display area; a light-emitting element disposed on the display area of the substrate; a static electricity prevention layer which covers a side surface of the substrate; and a static electricity test wire disposed on the peripheral area, the static electricity test wire comprising: a plurality of first test wires spaced apart from each other and connected to the static electricity prevention layer, respectively; and a second test wire electrically connected to the plurality of first test wires. 2 . The display device of claim 1 , wherein ends of the plurality of first test wires are aligned with an end of the substrate. 3 . The display device of claim 1 , wherein the plurality of first test wires is repeatedly arranged on an end of the substrate. 4 . The display device of claim 1 , further comprising: a dam disposed on the peripheral area of the substrate; and a crack test wire disposed between the dam and the static electricity test wire. 5 . The display device of claim 4 , wherein the second test wire is disposed between the plurality of first test wires and the crack test wire. 6 . The display device of claim 4 , wherein the static electricity test wire is disposed in a same layer as the crack test wire and comprises a same material as a material of the crack test wire. 7 . The display device of claim 1 , wherein each of the plurality of first test wires comprises horizontal portions in contact with the static electricity prevention layer and an extension portion connecting between the horizontal portions. 8 . The display device of claim 1 , further comprising: a first gate insulating layer disposed on the substrate; and a second gate insulating layer disposed on the first gate insulating layer, wherein the plurality of first test wires and the second test wire are disposed on the second gate insulating layer. 9 . The display device of claim 8 , further comprising: an inter-insulating layer disposed on the second gate insulating layer, wherein the inter-insulating layer covers the plurality of first test wires and the second test wire. 10 . The display device of claim 1 , further comprising: a first gate insulating layer disposed on the substrate; a gate electrode disposed on the first gate insulating layer; and a second gate insulating layer disposed on the gate electrode and the first gate insulating layer, wherein the plurality of first test wires and the second test wire are disposed between the first gate insulating layer and the second gate insulating layer. 11 . The display device of claim 10 , wherein the plurality of first test wires and the second test wire comprise a same material as a material of the gate electrode. 12 . The display device of claim 1 , further comprising: a driving circuit chip disposed on the peripheral area and configured to supply signal for driving the light-emitting element; and a pad portion comprising a terminal electrically connected to the driving circuit chip, a first inspection terminal connected to the plurality of first test wires, and a second inspection terminal connected to the second test wire. 13 . The display device of claim 12 , further comprising a printed circuit board attached to an end of the substrate, wherein the printed circuit board is electrically connected to the terminal electrically connected to the driving circuit chip, the first inspection terminal, and the second inspection terminal. 14 . A display device comprising: a display panel comprising: a substrate comprising a display area and a peripheral area disposed outside the display area; a light-emitting element disposed on the display area of the substrate; and a static electricity test wire comprising: a plurality of first test wires disposed on the peripheral area; and a second test wire electrically connected to the plurality of first test wires an optical layer disposed on a front surface of the display panel; a cover window disposed on the optical layer; a protection plate disposed on a rear surface of the display panel; and a static electricity prevention layer covering a side surface of the display panel, a side surface of the optical layer, and a side surface of the protection plate, wherein the plurality of first test wires is connected to the static electricity prevention layer, respectively. 15 . The display device of claim 14 , wherein ends of the plurality of first test wires are aligned with an end of the substrate. 16 . The display device of claim 14 , wherein the display panel further comprises: a first gate insulating layer disposed on the substrate; a gate electrode disposed on the first gate insulating layer; and a second gate insulating layer disposed on the gate electrode and the first gate insulating layer, wherein the plurality of first test wires and the second test wire are disposed on the second gate insulating layer. 17 . The display device of claim 16 , further comprising: an inter-insulating layer disposed on the second gate insulating layer, wherein the inter-insulating layer covers the plurality of first test wires and the second test wire. 18 . The display device of claim 14 , wherein the plurality of first test wires is arranged along a first direction, and the second test wire extends along the first direction. 19 . The display device of claim 14 , further comprising a crack test wire surrounding the display area of the substrate, wherein the second test wire is disposed outside the crack test wire, wherein the plurality of first test wires is disposed outside the second test wire, and wherein the static electricity test wire is disposed in a same layer as the crack test wire, and comprises a same material as a material of the crack test wire. 20 . An electronic device comprising: a display device comprising: a substrate comprising a display area and a peripheral area disposed outside a display area; a light-emitting element disposed on the display area of the substrate; a static electricity prevention layer configured to cover a side surface of the substrate; and a static electricity test wire disposed on the peripheral area, the static electricity test wire comprising: a plurality of first test wires spaced apart from each other and connected to the static electricity prevention layer, respectively; and a second test wire electrically connected to the plurality of first test wires.
Interconnections, e.g. wiring lines or terminals · CPC title
Insulating layers formed between TFT elements and OLED elements · CPC title
Passivation; Containers; Encapsulations · CPC title
Arrangements for improving contrast, e.g. preventing reflection of ambient light · CPC title
at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit (H05K1/148 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.