Display panel and display device
US-2024423023-A1 · Dec 19, 2024 · US
US2025261515A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2025261515-A1 |
| Application number | US-202418793610-A |
| Country | US |
| Kind code | A1 |
| Filing date | Aug 2, 2024 |
| Priority date | Feb 13, 2024 |
| Publication date | Aug 14, 2025 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display apparatus includes: a substrate; a first pixel electrode disposed on the substrate; a pixel-defining layer covering an edge of the first pixel electrode and defining a first pixel opening exposing a central portion of the first pixel electrode; an intermediate insulating layer interposed between the substrate and the pixel-defining layer and including a first portion defining a first intermediate opening having an area greater than an area of the first pixel opening in a plan view; a first intermediate layer contacting the first pixel electrode through the first pixel opening and including a first emission layer; and a common electrode disposed over the first pixel electrode with the first intermediate layer interposed therebetween and defining a plurality of first emission openings arranged outside the first pixel opening in the plan view.
Opening claim text (preview).
What is claimed is: 1 . A display apparatus comprising: a substrate; a first pixel electrode disposed on the substrate; a pixel-defining layer covering an edge of the first pixel electrode and defining a first pixel opening exposing a central portion of the first pixel electrode; an intermediate insulating layer interposed between the substrate and the pixel-defining layer and including a first portion defining a first intermediate opening having an area greater than an area of the first pixel opening in a plan view; a first intermediate layer contacting the first pixel electrode through the first pixel opening and including a first emission layer; and a common electrode disposed over the first pixel electrode with the first intermediate layer interposed therebetween and defining a plurality of first emission openings arranged outside the first pixel opening in the plan view. 2 . The display apparatus of claim 1 , wherein the first pixel electrode extends over the first portion of the intermediate insulating layer. 3 . The display apparatus of claim 2 , further comprising a thin-film transistor disposed under the first pixel electrode, wherein the first pixel electrode is electrically connected to the thin-film transistor through a contact hole passing through the first portion of the intermediate insulating layer. 4 . The display apparatus of claim 1 , wherein, in the plan view, the plurality of first emission openings are arranged along an edge of the first pixel opening. 5 . The display apparatus of claim 4 , wherein, in the plan view, a total area of first emission openings arranged on one side of the first pixel opening from among the plurality of first emission openings is greater than a total area of first emission openings arranged on another side of the first pixel opening from among the plurality of first emission openings. 6 . The display apparatus of claim 4 , wherein, in the plan view, an area of each of first emission openings arranged on one side of the first pixel opening from among the plurality of first emission openings is greater than an area of each of first emission openings arranged on another side of the first pixel opening from among the plurality of first emission openings. 7 . The display apparatus of claim 4 , wherein, in the plan view, a total number of first emission openings arranged on one side of the first pixel opening from among the plurality of first emission openings is greater than a total number of first emission openings arranged on another side of the first pixel opening from among the plurality of first emission openings. 8 . The display apparatus of claim 7 , wherein, in the plan view, an area of each of the first emission openings arranged on one side of the first pixel opening from among the plurality of first emission openings is equal to an area of each of the first emission openings arranged on another side of the first pixel opening from among the plurality of first emission openings. 9 . The display apparatus of claim 7 , wherein the plurality of first emission openings have a same area from each other in the plan view. 10 . The display apparatus of claim 1 , wherein, in the plan view, an end of at least one of the plurality of first emission openings in a direction to the center portion of the first pixel electrode is on the first pixel electrode. 11 . The display apparatus of claim 1 , wherein, in the plan view, an end of at least one of the plurality of first emission openings in a direction to the center portion of the first pixel electrode is between an edge of the first intermediate opening and the edge of the first pixel electrode. 12 . The display apparatus of claim 1 , wherein the intermediate insulating layer further includes a second portion interposed between the substrate and the first pixel electrode, disposed in the first intermediate opening in the plan view, and apart from the first portion. 13 . The display apparatus of claim 12 , wherein an edge of the first portion in a direction to the second portion includes a first inclined portion inclining with respect to a major surface of the substrate, and an edge of the second portion includes a second inclined portion inclining with respect to the major surface of the substrate. 14 . The display apparatus of claim 12 , wherein the second portion defines a recess or a hole corresponding to a center of the first pixel electrode. 15 . The display apparatus of claim 14 , wherein an inner side surface of the recess or the hole defined in the second portion includes a third inclined portion inclining with respect to a major surface of the substrate. 16 . The display apparatus of claim 1 , further comprising: a second pixel electrode disposed on the substrate; and a second intermediate layer contacting the second pixel electrode and including a second emission layer, wherein the pixel-defining layer defines a second pixel opening exposing a central portion of the second pixel electrode and covers an edge of the second pixel electrode, and the common electrode is disposed over the second pixel electrode with the second intermediate layer interposed therebetween and defines a plurality of second emission openings arranged outside the second pixel opening in the plan view. 17 . The display apparatus of claim 16 , wherein, from among layers included in the first intermediate layer, a layer other than the first emission layer is integrally formed with a corresponding layer from among layers included in the second intermediate layer, other than the second emission layer. 18 . The display apparatus of claim 16 , wherein, in the plan view, a total area of first emission openings arranged on one side of the first pixel opening from among the plurality of first emission openings is greater than a total area of first emission openings arranged on another side of the first pixel opening from among the plurality of first emission openings, and a total area of second emission openings arranged on one side of the second pixel opening from among the plurality of second emission openings is less than a total area of second emission openings arranged on another side of the second pixel opening from among the plurality of second emission openings. 19 . The display apparatus of claim 16 , wherein, in the plan view, an area of each of first emission openings arranged on one side of the first pixel opening from among the plurality of first emission openings is greater than an area of each of first emission openings arranged on another side of the first pixel opening from among the plurality of first emission openings, and an area of each of second emission openings arranged on one side of the second pixel opening from among the plurality of second emission openings is less than an area of each of second emission openings arranged on another side of the second pixel opening from among the plurality of second emission openings. 20 . The display apparatus of claim 16 , wherein, in the plan view, a total number of first emission openings arranged on one side of the first pixel opening from among the plurality of first emission openings is greater than a total number of first emission openings arranged on another side of the first pixel opening from among the plurality of first emission openings, and a total number of second emission openings arranged on one side of the second pixel opening from among the plurality of second emission openings is less than a total number of second emission openings arrang
Connection of the pixel electrodes to the thin film transistors [TFT] · CPC title
the pixel elements being TFTs · CPC title
Cathodes · CPC title
characterised by their shape · CPC title
Substrates, e.g. flexible substrates · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.