Magnetic memory device

US2025185255A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2025185255-A1
Application numberUS-202418770883-A
CountryUS
Kind codeA1
Filing dateJul 12, 2024
Priority dateDec 5, 2023
Publication dateJun 5, 2025
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A magnetic memory device includes a substrate that includes a cell region and a boundary region adjacent to the cell region, a data storage structure that includes a magnetic tunnel junction pattern and is on the cell region, and a dummy pattern structure on the boundary region. The dummy pattern structure is spaced apart from the data storage structure in a first direction that is parallel to an upper surface of the substrate. The dummy pattern structure is parallel to the upper surface of the substrate and extends linearly in a second direction that intersects the first direction.

First claim

Opening claim text (preview).

What is claimed is: 1 . A magnetic memory device comprising: a substrate that comprises a cell region and a boundary region adjacent to the cell region; a data storage structure that comprises a magnetic tunnel junction pattern and is on the cell region; and a dummy pattern structure on the boundary region, wherein: the dummy pattern structure is spaced apart from the data storage structure in a first direction that is parallel to an upper surface of the substrate, and the dummy pattern structure is parallel to the upper surface of the substrate and extends linearly in a second direction that intersects the first direction. 2 . The magnetic memory device of claim 1 , wherein the dummy pattern structure further comprises: a dummy lower electrode; a first dummy magnetic pattern on the dummy lower electrode; a dummy tunnel barrier pattern on the first dummy magnetic pattern; a second dummy magnetic pattern on the dummy tunnel barrier pattern; and a dummy upper electrode on the second dummy magnetic pattern. 3 . The magnetic memory device of claim 2 , wherein the data storage structure further comprises: a lower electrode; a first magnetic pattern on the lower electrode; a tunnel barrier pattern on the first magnetic pattern; a second magnetic pattern on the tunnel barrier pattern; and an upper electrode on the second magnetic pattern, wherein the dummy lower electrode and the lower electrode comprise a first material, wherein the first dummy magnetic pattern and the first magnetic pattern comprise a second material, wherein the dummy tunnel barrier pattern and the tunnel barrier pattern comprise a third material, wherein the second dummy magnetic pattern and the second magnetic pattern comprise a fourth material, and wherein the dummy upper electrode and the upper electrode comprise a fifth material. 4 . The magnetic memory device of claim 1 , wherein the dummy pattern structure has a shape of a square ring when viewed in a plan view. 5 . The magnetic memory device of claim 4 , further comprising a plurality of data storage structures that comprise the data storage structure, wherein: the plurality of data storage structures are spaced apart from each other in the first direction and the second direction, and the dummy pattern structure at least partially surrounds the plurality of data storage structures when viewed in the plan view. 6 . The magnetic memory device of claim 1 , wherein a dimension of an upper surface of the data storage structure in the first direction is greater than a width of an upper surface of the dummy pattern structure in the first direction. 7 . The magnetic memory device of claim 1 , wherein a dimension of an upper surface of the data storage structure in the first direction is less than a length of an upper surface of the dummy pattern structure in the second direction. 8 . The magnetic memory device of claim 1 , wherein: each of an upper surface and a lower surface of the data storage structure contacts a conductive material, and each of an upper surface and a lower surface of the dummy pattern structure contacts an insulating material. 9 . The magnetic memory device of claim 1 , further comprising: a plurality of data storage structures that comprise the data storage structure; and a lower interlayer insulating layer that is between the substrate and the data storage structure and is between the substrate and the dummy pattern structure, wherein the lower interlayer insulating layer comprises a first upper surface that is between a pair of the plurality of data storage structures and is at a first height relative to the upper surface of the substrate in a third direction that is perpendicular to the upper surface of the substrate, wherein the lower interlayer insulating layer comprises a second upper surface that is on the boundary region and is at a second height relative to the upper surface of the substrate in the third direction, wherein the lower interlayer insulating layer comprises an uppermost surface that is at a third height relative to the upper surface of the substrate in the third direction, wherein the third height is greater than the first height and the second height, and wherein a difference between the first height and the second height is 10 nm or less. 10 . A magnetic memory device comprising: a substrate that comprises a cell region and a boundary region adjacent to the cell region; a data storage structure that comprises a magnetic tunnel junction pattern and is on the cell region; and a dummy pattern structure on the boundary region, wherein the dummy pattern structure is spaced apart from the data storage structure in a first direction that is parallel to an upper surface of the substrate, wherein the dummy pattern structure comprises a dummy upper electrode, wherein the dummy upper electrode comprises a first side surface and a second side surface, wherein the first side surface is between the data storage structure and the second side surface, and wherein a height of the first side surface relative to a lower surface of the dummy upper electrode in a second direction that is perpendicular to an upper surface of the substrate is less than a height of the second side surface relative to the lower surface of the dummy upper electrode in the second direction. 11 . The magnetic memory device of claim 10 , wherein: the dummy pattern structure comprises a third side surface and a fourth side surface, the third side surface is between the data storage structure and the fourth side surface, and a height of the third side surface relative to a lower surface of the dummy pattern structure in the second direction is less than a height of the fourth side surface relative to the lower surface of the dummy pattern structure in the second direction. 12 . The magnetic memory device of claim 10 , wherein a thickness of the dummy upper electrode increases from the first side surface of the dummy upper electrode to the second side surface of the dummy upper electrode in the first direction. 13 . The magnetic memory device of claim 10 , wherein an upper surface of the dummy upper electrode is sloped in the first direction and relative to the upper surface of the substrate. 14 . The magnetic memory device of claim 10 , wherein a height of the upper surface of the dummy upper electrode relative to the lower surface of the dummy upper electrode in the second direction increases from the first side surface of the dummy upper electrode to the second side surface of the dummy upper electrode. 15 . The magnetic memory device of claim 10 , wherein an upper surface of the dummy upper electrode has a step shape. 16 . The magnetic memory device of claim 10 , wherein: the data storage structure further comprises an upper electrode, and a thickness deviation of the dummy upper electrode in the first direction is greater than a thickness deviation of the upper electrode in the first direction. 17 . The magnetic memory device of claim 10 , wherein a first width of the data storage structure in the first direction is greater than a second width of the dummy pattern structure in the first direction. 18 . The magnetic memory device of claim 10 , wherein: each of an upper surface and a lower surface of the data storage structure contacts a conductive material, and each of an upper surface and a lower surface of the dummy pattern structure contacts an insulating material. 19 . A magnetic memory device comprising: a s

Assignees

Inventors

Classifications

  • of the field-effect transistor [FET] type · CPC title

  • comprising components having two electrodes, e.g. diodes or MIM elements · CPC title

  • H10N50/10Primary

    Magnetoresistive devices · CPC title

  • H10N50/80Primary

    Constructional details · CPC title

  • H10N50/01Primary

    Manufacture or treatment · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2025185255A1 cover?
A magnetic memory device includes a substrate that includes a cell region and a boundary region adjacent to the cell region, a data storage structure that includes a magnetic tunnel junction pattern and is on the cell region, and a dummy pattern structure on the boundary region. The dummy pattern structure is spaced apart from the data storage structure in a first direction that is parallel to …
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10N50/10. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jun 05 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).