Pixel driving circuit and method of driving the same, display substrate and display device
US-2023154402-A1 · May 18, 2023 · US
US2025124862A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2025124862-A1 |
| Application number | US-202318577653-A |
| Country | US |
| Kind code | A1 |
| Filing date | Apr 18, 2023 |
| Priority date | Apr 18, 2023 |
| Publication date | Apr 17, 2025 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Provided is a pixel circuit. In the pixel circuit, a data writing circuit controls the connection or disconnection between a data terminal and a first node, a reset circuit controls the connection or disconnection between an initial power supply terminal and a second node and between an initial power supply terminal and a light-emitting element, and controls the connection or disconnection between a reference power supply terminal and the first node, a potential adjustment circuit adjusts the potentials of the first node, the second node and the third node, a light emission control circuit controls the connection or disconnection between the reference power supply terminal and the first node, and controls the connection or disconnection between the fourth node and the light-emitting element, and a drive circuit drives the light-emitting element to emit light.
Opening claim text (preview).
1 . A pixel circuit, comprising: a data writing circuit, coupled to a gate signal terminal, a data terminal and a first node, and configured to control connection or disconnection between the data terminal and the first node based on a gate driving signal provided by the gate signal terminal; a reset circuit, coupled to a reset signal terminal, a scanning signal terminal, a first reference power supply terminal, a first initial power supply terminal, a second initial power supply terminal, the first node, a second node and a light-emitting element, and configured to control connection or disconnection between the first initial power supply terminal and the second node based on a reset signal provided by the reset signal terminal, and control connection or disconnection between the first reference power supply terminal and the first node and connection or disconnection between the second initial power supply terminal and the light-emitting element based on a scanning signal provided by the scanning signal terminal; a potential adjustment circuit, coupled to a first compensation terminal, a second compensation terminal, a driving power supply terminal, the first node, the second node, a third node and a fourth node, and configured to control connection or disconnection between the driving power supply terminal and the third node based on a first compensation signal provided by the first compensation terminal, control connection or disconnection between the second node and the fourth node based on a second compensation signal provided by the second compensation terminal, and adjust a potential of the first node, a potential of the second node and a potential of the third node through a coupling effect; a light emission control circuit, coupled to a light emission control terminal, a second reference power supply terminal, the first node, the fourth node and the light-emitting element, and configured to control connection or disconnection between the second reference power supply terminal and the first node and connection or disconnection between the fourth node and the light-emitting element based on a light emission control signal provided by the light emission control terminal, wherein a potential of a second reference power supply signal provided by the second reference power supply terminal is lower than a potential of a first reference power supply signal provided by the first reference power supply terminal; and a drive circuit, coupled to the second node, the driving power supply terminal and the fourth node, and configured to transmit a driving signal to the fourth node based on the potential of the second node and the driving power supply signal. 2 . The pixel circuit according to claim 1 , wherein the reset circuit comprises: a first reset sub-circuit, coupled to the reset signal terminal, the first initial power supply terminal and the second node, and configured to control the connection or disconnection between the first initial power supply terminal and the second node based on the reset signal; a second reset sub-circuit, coupled to the scanning signal terminal, the first reference power supply terminal and the first node, and configured to control the connection or disconnection between the first reference power supply terminal and the first node based on the scanning signal; and a third reset sub-circuit, coupled to the scanning signal terminal, the second initial power supply terminal and the light-emitting element, and configured to control the connection or disconnection between the second initial power supply terminal and the light-emitting element based on the scanning signal. 3 . The pixel circuit according to claim 2 , wherein the first reset sub-circuit comprises: a first transistor; the second reset sub-circuit comprises: a second transistor; and the third reset sub-circuit comprises: a third transistor; wherein a gate of the first transistor is coupled to the reset signal terminal, a first electrode of the first transistor is coupled to the first initial power supply terminal, and a second electrode of the first transistor is coupled to the second node; a gate of the second transistor is coupled to the scanning signal terminal, a first electrode of the second transistor is coupled to the first reference power supply terminal, and a second electrode of the second transistor is coupled to the first node; and a gate of the third transistor is coupled to the scanning signal terminal, a first electrode of the third transistor is coupled to the second initial power supply terminal, and a second electrode of the third transistor is coupled to the light-emitting element. 4 . The pixel circuit according to claim 1 , wherein the potential adjustment circuit comprises: a switching sub-circuit, coupled to the first compensation terminal, the driving power supply terminal and the third node, and configured to control the connection or disconnection between the driving power supply terminal and the third node based on the first compensation signal; a compensation sub-circuit, coupled to the second compensation terminal, the second node and the fourth node, and configured to control the connection or disconnection between the second node and the fourth node based on the second compensation signal; and an adjustment sub-circuit, coupled to the first node, the second node and the third node, and configured to adjust the potential of the first node, the potential of the second node and the potential of the third node through the coupling effect. 5 . The pixel circuit according to claim 4 , wherein the switching sub-circuit comprises: a fourth transistor; the compensation sub-circuit comprises: a fifth transistor; and the adjustment sub-circuit comprises: a first capacitor and a second capacitor; wherein a gate of the fourth transistor is coupled to the first compensation terminal, a first electrode of the fourth transistor is coupled to the driving power supply terminal, and a second electrode of the fourth transistor is coupled to the third node; a gate of the fifth transistor is coupled to the second compensation terminal, a first electrode of the fifth transistor is coupled to the fourth node, and a second electrode of the fifth transistor is coupled to the second node; the first capacitor is connected in series between the first node and the third node; and the second capacitor is connected in series between the third node and the second node. 6 . The pixel circuit according to claim 1 , wherein the light emission control circuit comprises: a first light emission control sub-circuit, coupled to the light emission control terminal, the second reference power supply terminal and the first node, and configured to control the connection or disconnection between the second reference power supply terminal and the first node based on the light emission control signal; and a second light emission control sub-circuit, coupled to the light emission control terminal, the fourth node and the light-emitting element, and configured to control the connection or disconnection between the fourth node and the light-emitting element based on the light emission control signal. 7 . The pixel circuit according to claim 6 , wherein the first light emission control sub-circuit comprises: a sixth transistor; and the second light emission control sub-circuit comprises: a seventh transistor; wherein a gate of the sixth transistor is coupled to the light emission control terminal, a first electrode of the sixth transistor is coupled to the second reference power supply terminal, and a second electrode of the sixth transistor is coupled to the first node; and a gate of the seventh transistor is coupled to the light emission control terminal, a first electrode of the seventh transisto
with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title
Change or adaptation of the frame rate of the video stream · CPC title
being a dynamic memory with more than one capacitor · CPC title
used for counteracting undesired variations, e.g. feedback or autozeroing · CPC title
Details of timing specific for flat panels, other than clock recovery · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.