Electronic chip with connecting pillars for sintering assembly

US2025087610A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2025087610-A1
Application numberUS-202418825283-A
CountryUS
Kind codeA1
Filing dateSep 5, 2024
Priority dateSep 8, 2023
Publication dateMar 13, 2025
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic chip including a support and connection pillars, each connection pillar including a trunk including an end portion and an intermediate portion coupling the end portion to the support, and including a collar at the junction between the end portion and the intermediate portion.

First claim

Opening claim text (preview).

1 . A method of manufacturing an electronic chip comprising a support and connection pillars, each connection pillar comprising a trunk comprising an end portion and an intermediate portion coupling the end portion to the support and comprising a collar at the junction between the end portion and the intermediate portion, the method comprising forming a first mask of photosensitive resin comprising, for each connection pillar, a first through opening, depositing the material making up the trunk in the first through openings, forming a second mask of photosensitive resin comprising a second through opening in the extension of each first through opening, and depositing the material making up the trunk in the second through openings. 2 . The method of manufacturing according to claim 1 , wherein the height of the end portion is between 10 μm and 100 μm. 3 . The method of manufacturing according to claim 1 , wherein the height of the intermediate portion is between 10 μm and 100 μm. 4 . The method of manufacturing according to claim 1 , wherein the difference between the maximum lateral dimension of the collar and the minimum lateral dimension of the end portion is between 1 μm and 7 μm. 5 . The method of manufacturing according to claim 1 , wherein the end portion comprises an end face on the side opposite the intermediate portion. 6 . The method of manufacturing according to claim 5 , wherein the end portion has a flared shape on the side of the end face. 7 . The method of manufacturing according to claim 5 , wherein the connection pillar comprises a finishing layer covering the end face. 8 . The method of manufacturing according to claim 1 , wherein the trunk is made of copper. 9 . A method of assembling an electronic chip manufactured according to the method of manufacturing according to claim 1 to another electronic chip or to a package, comprising penetrating the connection pillars into a layer of sinter paste at least up to the collar of each connection pillar, removing the connection pillars from the layer of sinter paste, a block of sinter paste remaining attached to each connection pillar at least over the height of the end portion, preferably over a height equal to 50 μm, depositing the electronic chip on the other electronic chip or on the package, and heating to obtain sintering of the blocks of sinter paste. 10 . The method of assembling according to claim 9 , wherein, during heating to obtain sintering of the blocks of sinter paste, there is no pressure exerted on the electronic chip. 11 . The method of assembling according to claim 9 , wherein the amount of paste to be sintered after bonding, between each connection pillar and the other chip or package, is greater than 4 μm, preferably between 7 μm and 15 μm.

Assignees

Inventors

Classifications

  • by using masks · CPC title

  • forming coatings · CPC title

  • of bump connectors · CPC title

  • Dispositions, e.g. layouts · CPC title

  • characterised by the structure of the outermost layers, e.g. multilayered coatings · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2025087610A1 cover?
An electronic chip including a support and connection pillars, each connection pillar including a trunk including an end portion and an intermediate portion coupling the end portion to the support, and including a collar at the junction between the end portion and the intermediate portion.
Who is the assignee on this patent?
Commissariat A Ienergie Atomique Et Aux Energies Alternatives, Centre Nat Rech Scient, Univ Bordeaux, and 2 more
What technology area does this patent fall under?
Primary CPC classification H10W72/012. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Mar 13 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).