Digital pre-distortion for multiple-power amplifier transceivers
US-2024429953-A1 · Dec 26, 2024 · US
US2025007542A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2025007542-A1 |
| Application number | US-202418765018-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jul 5, 2024 |
| Priority date | Jun 27, 2023 |
| Publication date | Jan 2, 2025 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic device is provided. The electronic device includes a first antenna. The electronic device includes a second antenna. The electronic device includes power supply circuitry including a first power supply circuit and a second power supply circuit. The electronic device includes a first front end module (FEM) including a power amplifier (PA) connected to the first power supply circuit and connectable to the second power supply circuit. The electronic device includes a second FEM including a PA connected to the second power supply circuit and connectable to the first power supply circuit. The electronic device includes at least one processor comprising processing circuitry.
Opening claim text (preview).
What is claimed is: 1 . An electronic device comprising: memory, storing instructions, comprising one or more storage mediums; a first antenna; a second antenna; power supply circuitry including a first power supply circuit and a second power supply circuit; a first front end module (FEM) including a power amplifier (PA) connected to the first power supply circuit and connectable to the second power supply circuit; a second FEM including a PA connected to the second power supply circuit and connectable to the first power supply circuit; and at least one processor comprising processing circuitry, wherein the instructions, when executed by the at least one processor, individually or collectively, cause the electronic device to: control the power supply circuitry to disconnect the PA in the first FEM from the second power supply circuit to transmit a signal, with a transmit (Tx) power obtained using the PA in the first FEM operating based on a voltage from the first power supply circuit, via the first antenna; control the power supply circuitry to disconnect the PA in the second FEM from the first power supply circuit to transmit a signal, with a Tx power obtained using the PA in the second FEM operating based on a voltage from the second power supply circuit, via the second antenna; and control the power supply circuitry to connect the PA in the second FEM to the first power supply circuit to transmit a signal, with a Tx power obtained using the PA in the second FEM operating based on a voltage from the second power supply circuit from among the first power supply circuit and the second power supply circuit, via the second antenna. 2 . The electronic device of claim 1 , wherein a connection between the PA in the first FEM and the first power supply circuit and a connection between the PA in the second FEM and the second power supply circuit are configured to be maintained independently of whether the PA in the second FEM is connected to the first power supply circuit. 3 . The electronic device of claim 2 , wherein the instructions, when executed by the at least one processor, individually or collectively, cause the electronic device to: disable transmitting a signal via the first antenna using the PA in the first FEM, while the PA in the second FEM is connected to the first power supply circuit. 4 . The electronic device of claim 3 , wherein the second power supply circuit is configured to be disabled while the signal is transmitted via the second antenna with the Tx power obtained using the PA in the second FEM operating based on the voltage from the first power supply circuit from among the first power supply circuit and the second power supply circuit. 5 . The electronic device of claim 1 , wherein the instructions, when executed by the at least one processor, individually or collectively, cause the electronic device to: control the power supply circuitry to connect the PA in the first FEM to the second power supply circuit to transmit a signal, with a Tx power obtained using the PA in the first FEM operating based on a voltage from the second power supply circuit from among the first power supply circuit and the second power supply circuit, via the first antenna. 6 . The electronic device of claim 5 , wherein the instructions, when executed by the at least one processor, individually or collectively, cause the electronic device to: disable transmitting a signal via the second antenna using the PA in the second FEM, while the PA in the first FEM is connected to the second power supply circuit. 7 . The electronic device of claim 6 , wherein the first power supply circuit is configured to be disabled while the signal is transmitted with the Tx power obtained using the PA in the first FEM operating based on the voltage from the second power supply circuit from among the first power supply circuit and the second power supply circuit via the first antenna. 8 . The electronic device of claim 1 , wherein the PA in the first FEM is connected to the second power supply circuit while the PA in the second FEM is connected to the first power supply circuit. 9 . The electronic device of claim 1 , wherein the instructions, when executed by the at least one processor, individually or collectively, cause the electronic device to: control the power supply circuitry to connect the PA in the second FEM to both the first power supply circuit and the second power supply circuit to transmit a signal, with a Tx power obtained using the PA in the second FEM operating based on a voltage from both the first power supply circuit and the second power supply circuit, via the second antenna. 10 . The electronic device of claim 9 , wherein the instructions, when executed by the at least one processor, individually or collectively, cause the electronic device to: disable transmitting a signal via the first antenna using the PA in the first FEM, while the signal is transmitted via the second antenna with the Tx power obtained using the PA in the second FEM operating based on the voltage from both the first power supply circuit and the second power supply circuit. 11 . The electronic device of claim 1 , wherein the instructions, when executed by the at least one processor, individually or collectively, cause the electronic device to: control the power supply circuitry to connect the PA in the first FEM to both the first power supply circuit and the second power supply circuit to transmit a signal, with a Tx power obtained using the PA in the first FEM operating based on a voltage from both the first power supply circuit and the second power supply circuit, via the first antenna. 12 . The electronic device of claim 11 , wherein the instructions, when executed by the at least one processor, individually or collectively, cause the electronic device to: disable transmitting a signal via the second antenna using the PA in the second FEM, while the signal is transmitted via the first antenna with the Tx power obtained using the PA in the first FEM operating based on the voltage from both the first power supply circuit and the second power supply circuit. 13 . The electronic device of claim 1 , wherein the power supply circuitry includes: a first pin connected to the PA in the first FEM; a second pin connected to the PA in the second FEM; and a switch including a first terminal connected to a first path from the first power supply circuit to the first pin and a second terminal connected to a second path from the second power supply circuit to the second pin, and wherein the instructions, when executed by the at least one processor, individually or collectively, cause the electronic device to: control the power supply circuitry to control the switch to disconnect the first terminal from the second terminal for disconnecting the PA in the first FEM from the second power supply circuit and disconnecting the PA in the second FEM from the first power supply circuit; and control the power supply circuitry to control the switch to connect the first terminal to the second terminal for connecting the PA in the second FEM to the first power supply circuit. 14 . The electronic device of claim 1 , wherein the power supply circuitry includes: a first pin connected to the PA in the first FEM; a second pin connected to the PA in the second FEM; and a switch including a first terminal connected to the first power supply circuit, a second terminal connected to the second power supply circuit, a third terminal connected to the first pin, and a fourth terminal connected to the second pin, and wherein the instructions, when executed by
having gain or transmission power control · CPC title
in integrated circuits · CPC title
by using a signal derived from the input signal · CPC title
Circuits · CPC title
Many discrete supply voltages or currents or voltage levels can be chosen by a control signal in an IC-block amplifier circuit · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.