Active matrix substrate, display panel, and display device

US2024427462A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2024427462-A1
Application numberUS-202418822777-A
CountryUS
Kind codeA1
Filing dateSep 3, 2024
Priority dateOct 26, 2021
Publication dateDec 26, 2024
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An active matrix substrate includes a touch electrode disposed in a pixel region, a frame touch electrode disposed in a frame region, and a dummy array segment disposed in the frame region. The frame region includes a first dummy region, provided in a position adjacent to the pixel region, where the frame touch electrode is disposed and a second dummy region provided in a position opposite to the pixel region across the first dummy region. In the second dummy region, the frame touch electrode is not disposed, but the dummy array segment is disposed.

First claim

Opening claim text (preview).

What is claimed is: 1 . An active matrix substrate comprising: a plurality of scanning lines; a plurality of data lines disposed to intersect the plurality of scanning lines; a plurality of thin-film transistors disposed separately in each of a plurality of pixels demarcated by the plurality of scanning lines and the plurality of data lines, the plurality of thin-film transistors including a semiconductor layer; and a plurality of pixel electrode connected to the thin-film transistors, wherein the active matrix substrate has, in plan view, a pixel region where the plurality of pixel electrodes are provided and a frame region surrounding the pixel region, the active matrix substrate further includes a scanning line driving circuit formed monolithically on the active matrix substrate, a touch electrode disposed to face the plurality of pixel electrodes in the pixel region, and a first frame touch electrode formed over an insulating film on the semiconductor layer in the frame region and not electrically connected to the touch electrode, the plurality of data lines are connected to a drive circuit, the scanning line driving circuit is connected to the drive circuit via a scanning line driving circuit line, a touch electrode is connected to the drive circuit via a touch electrode line, the frame region includes a first region, provided in a position adjacent to the pixel region and between the pixel region and the scanning line driving circuit, where the first frame touch electrode is disposed, and a second region, provided in a position opposite to the pixel region across the first region, where the first frame touch electrode does not overlap the scan line in plan view but the scan line is disposed. 2 . The active matrix substrate according to claim 1 , wherein the first frame touch electrode is connected to the drive circuit via a frame touch electrode line, the frame touch electrode line is disposed between the plurality of data lines and the scanning line driving circuit line. 3 . The active matrix substrate according to claim 1 , wherein the active matrix substrate further includes a symbol provided by patterning either one selected from the group consisting of the semiconductor layer, a metal thin film, a transparent electrode and an insulating film in a region overlapping the first frame touch electrode in plan view. 4 . The active matrix substrate according to claim 1 , wherein the active matrix substrate further includes a terminal, and a second frame touch electrode formed over the insulating film on the semiconductor layer in the frame region and not electrically connected to the touch electrode, the frame region is formed in a frame shape including four sides in plan view, the frame region includes a first region including a first side in which the terminal is disposed of the four sides and a second region including a second side opposite to the first side of the four sides, the first frame touch electrode is disposed in the first region, the second frame touch electrode is disposed in the second region, and a line width of the second frame touch electrode is bigger than a line width of the first frame touch electrode. 5 . The active matrix substrate according to claim 1 , wherein the active matrix substrate further includes a terminal, and a third frame touch electrode formed over the insulating film on the semiconductor layer in the frame region and not electrically connected to the touch electrode, the frame region is formed in a frame shape including four sides in plan view, the frame region includes a first region including a first side in which the terminal is disposed of the four sides and a third region including a third side intersecting the first side of the four sides, the first frame touch electrode is disposed in the first region, the third frame touch electrode is disposed in the third region, and a line width of the third frame touch electrode is bigger than a line width of the first frame touch electrode. 6 . A display panel comprising: the active matrix substrate according to claim 1 ; and a counter substrate disposed to face the active matrix substrate. 7 . A display device comprising: the display panel according to claim 6 ; and a control circuit that controls the display panel.

Assignees

Inventors

Classifications

  • Wiring, e.g. gate line, drain line · CPC title

  • in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title

  • Arrangements to prevent high voltage or static electricity failures · CPC title

  • using a grid-like structure of electrodes in at least two directions, e.g. using row and column electrodes · CPC title

  • Digitisers structurally integrated in a display · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2024427462A1 cover?
An active matrix substrate includes a touch electrode disposed in a pixel region, a frame touch electrode disposed in a frame region, and a dummy array segment disposed in the frame region. The frame region includes a first dummy region, provided in a position adjacent to the pixel region, where the frame touch electrode is disposed and a second dummy region provided in a position opposite to t…
Who is the assignee on this patent?
Sharp Display Technology Corp
What technology area does this patent fall under?
Primary CPC classification G02F1/136204. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Dec 26 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).