Coupling Mitigation for Coextensive Signal Paths with Resonant Matching Networks

US2024250710A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2024250710-A1
Application numberUS-202318475123-A
CountryUS
Kind codeA1
Filing dateSep 26, 2023
Priority dateJan 20, 2023
Publication dateJul 25, 2024
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic device may be provided with wireless circuitry that includes a transceiver. The transceiver may include a first signal path and a second signal path extending parallel to the first signal path. The first signal path may include a first chain of gain stages and a first inductive matching network. The second signal path may include a second chain of gain stages and a second inductive matching network. The first inductive matching network may be magnetically coupled to the second inductive matching network. The first and/or second signal path may include one or more crossovers that invert a polarity of the signals on the signal paths. The crossovers may help to mitigate the effects of the magnetic coupling between the first and second signal paths while allowing for minimal spatial separation between the signal paths.

First claim

Opening claim text (preview).

What is claimed is: 1 . An integrated circuit comprising: a differential signal path; an amplifier disposed on the differential signal path; and a transformer disposed on the differential signal path, wherein the differential signal path has a crossover between the amplifier and the transformer. 2 . The integrated circuit of claim 1 , wherein the crossover is between an output of the amplifier and the transformer. 3 . The integrated circuit of claim 2 , further comprising: an additional amplifier disposed on the differential signal path, wherein the transformer is between the crossover and an input of the additional amplifier. 4 . The integrated circuit of claim 1 , wherein the amplifier is a power amplifier. 5 . The integrated circuit of claim 1 , wherein the amplifier is a low noise amplifier. 6 . The integrated circuit of claim 1 , wherein the transformer has a first winding and a second winding, the first winding extends from a first terminal to a second terminal, the differential signal path includes a first signal line coupled to the first terminal and a second signal line coupled to the second terminal, and the first signal line crosses over the second signal line at the crossover. 7 . The integrated circuit of claim 1 , further comprising: an additional differential signal path; and an additional transformer disposed on the additional signal path, the transformer exhibiting a non-zero coupling constant with the additional transformer. 8 . The integrated circuit of claim 7 , further comprising: a first additional amplifier disposed on the additional differential signal path. 9 . The integrated circuit of claim 8 , further comprising: a second additional amplifier disposed on the additional differential signal path, the additional transformer being coupled between an output of the first additional amplifier and an input of the second additional amplifier. 10 . The integrated circuit path of claim 9 , wherein the additional differential signal path is free from crossovers between the first additional amplifier and the second additional amplifier. 11 . The integrated circuit of claim 1 , wherein the differential signal path has an additional crossover, the transformer being between the crossover and the additional crossover. 12 . Wireless circuitry comprising: a substrate; a first differential signal path on the substrate and having a first transformer; a second differential signal path on the substrate and having a second transformer, wherein the first transformer has a non-zero coupling constant with the second transformer; an amplifier disposed on the first differential signal path; and a crossover on the first differential signal path. 13 . The wireless circuitry of claim 12 , wherein the first transformer is between the crossover and an input of the amplifier. 14 . The wireless circuitry of claim 13 , further comprising: an additional crossover on the first differential signal path, wherein the amplifier is between the transformer and the additional crossover. 15 . The wireless circuitry of claim 12 , wherein the crossover is between the first transformer and an output of the amplifier. 16 . The wireless circuitry of claim 15 , further comprising: an additional crossover on the first differential signal path, wherein the transformer is between the crossover and the additional crossover. 17 . The wireless circuitry of claim 12 , wherein the amplifier comprises a power amplifier. 18 . The wireless circuitry of claim 12 , wherein the amplifier comprises a low noise amplifier. 19 . An integrated circuit comprising: a first signal line; a second signal line, the first signal line and the second signal line forming a first differential pair of signal lines; a first inductor that couples the first signal line to the second signal line; a third signal line; a fourth signal line, the third signal line and the fourth signal line forming a second differential pair of signal lines; a second inductor that couples the third signal line to the fourth signal line, the first inductor having a non-zero magnetic coupling constant with the second inductor; an amplifier disposed on the second differential pair of signal lines; and a crossover between the third signal line and the fourth signal line, the crossover being between the inductor and the amplifier. 20 . The integrated circuit of claim 19 , further comprising: a third inductor that couples the third signal line to the fourth signal line, the third inductor being magnetically coupled to the second inductor; and an additional crossover between the third signal line and the fourth signal line, the second inductor and the third inductor being between the crossover and the additional crossover.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2024250710A1 cover?
An electronic device may be provided with wireless circuitry that includes a transceiver. The transceiver may include a first signal path and a second signal path extending parallel to the first signal path. The first signal path may include a first chain of gain stages and a first inductive matching network. The second signal path may include a second chain of gain stages and a second inductiv…
Who is the assignee on this patent?
Apple Inc
What technology area does this patent fall under?
Primary CPC classification H04B1/40. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jul 25 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).