Power electronic building block for modular multilevel converters

US2024235413A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2024235413-A1
Application numberUS-202118563870-A
CountryUS
Kind codeA1
Filing dateMay 25, 2021
Priority dateMay 25, 2021
Publication dateJul 11, 2024
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A power electronic building block is provided, including capacitors, switch modules, a busbar arrangement, and at least one AC busbar. Connection points of the at least one AC busbar are arranged symmetrically along a first direction with respect to a plane perpendicularly intersecting the first direction, and the at least one AC busbar includes a hole elongated along the first direction and configured to balance one or more loop inductances between at least one AC external terminal point and the connection points. A modular multilevel converter (MMC) is also provided, including a plurality of converter arms each including at least one sub module formed by the PEBB.

First claim

Opening claim text (preview).

1 . A power electronic building block (PEBB), comprising: a plurality of capacitors; a plurality of switch modules, each switch module of the plurality of switch modules including a first terminal, a second terminal and a third terminal, at least one first semiconductor switch connected between the first terminal and the third terminal, and at least one second semiconductor switch connected between the second terminal and the third terminal; a busbar arrangement including one or more busbars connecting the first terminals of the plurality of switch modules together, connecting the second terminals of the plurality of switch modules together, and connecting the plurality of capacitors in parallel across the first terminals and the second terminals of the plurality of switch modules, via a first plurality of connection points; and at least one AC busbar including a second plurality of connection points connecting the third terminals of the plurality of switch modules together via said at least one AC busbar, and at least one AC terminal point, wherein the second plurality of connection points of the at least one AC busbar are arranged symmetrically along a first direction with respect to a plane perpendicularly intersecting the first direction, and wherein the at least one AC busbar includes a hole elongated along the first direction and configured to balance one or more loop inductances between the at least one AC terminal point and the second plurality of connection points. 2 . The PEBB according claim 1 , further including a DC crowbar thyristor and clamping apparatus connected in parallel with the plurality of capacitors. 3 . The PEBB according to claim 1 , including at least two AC busbars, and further including a bypass switch connected across said at least two AC busbars. 4 . The PEBB according to claim 1 , wherein the one or more busbars of the busbar arrangement are laminated busbars. 5 . The PEBB according to claim 1 , wherein the PEBB is of a half-bridge type, where the plurality of switch modules forms a single group of switch modules, and wherein the at least one AC busbar includes a first AC busbar connecting the third terminals of the plurality switch modules together and a second AC busbar connected to the first or second terminals of the plurality of switch modules. 6 . The PEBB according to claim 1 , wherein the PEBB is of a full-bridge type, where the plurality of switch modules are divided into a first group of switch modules and a second group of switch modules, and wherein the at least one AC busbar includes a first AC busbar connecting the third terminals of the first group of switch modules together and a second AC busbar connecting the third terminals of the second group of switch modules together. 7 . The PEBB according to claim 1 , wherein the plurality of capacitors is a plurality of can type film capacitors. 8 . The PEBB according to claim 7 , wherein the busbar arrangement includes a capacitor busbar configured to connect the plurality of capacitors in parallel, and a switch busbar connected to the capacitor busbar configured to connect the plurality of capacitors in parallel across the first terminals and the second terminals of the plurality of switch modules. 9 . The PEBB according to claim 8 , wherein the capacitor busbar includes a hole elongated along the first direction and configured to balance one or more loop inductances within the capacitor busbar. 10 . The PEBB according to claim 8 , wherein the capacitor busbar has a U-shape, and wherein the plurality of capacitors is provided on both sides of one end of said U-shape. 11 . The PEBB according to claim 1 , further including a DC crowbar thyristor and clamping apparatus connected in parallel with the plurality of capacitors, wherein the busbar arrangement further includes a clamp busbar connected to the capacitor busbar configured to connect the DC crowbar thyristor and clamping apparatus in parallel with the plurality of capacitors. 12 . The PEBB according to claim 1 , wherein the plurality of capacitors is a plurality of box type film capacitors. 13 . The PEBB according to claim 12 , wherein the busbar arrangement includes a capacitor busbar configured to connect the plurality of capacitors in parallel, a main busbar connected to the capacitor busbar, and a switch busbar connected to the main busbar for connecting the plurality of capacitors in parallel across the first terminals and the second terminals of the plurality of switch modules via said main busbar. 14 . The PEBB according to claim 13 , further including a DC crowbar thyristor and clamping apparatus connected in parallel with the plurality of capacitors, wherein the main busbar is further configured for connecting the DC crowbar thyristor clamp in parallel with the plurality of capacitors. 15 . A modular multilevel converter, MMC, including a plurality of converter arms, each converter arm including at least one sub module formed by a PEBB according to claim 1 .

Assignees

Inventors

Classifications

  • Laminated bus-bars · CPC title

  • specially adapted for the configuration of power bus bars · CPC title

  • comprising two or more cells, each including a switchable capacitor, the capacitors having a nominal charge voltage which corresponds to a given fraction of the input voltage, and the capacitors being selectively connected in series to determine the instantaneous output voltage · CPC title

  • comprising modular units, e.g. DIN rail mounted units · CPC title

  • H02M7/003Primary

    Constructional details, e.g. physical layout, assembly, wiring or busbar connections · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2024235413A1 cover?
A power electronic building block is provided, including capacitors, switch modules, a busbar arrangement, and at least one AC busbar. Connection points of the at least one AC busbar are arranged symmetrically along a first direction with respect to a plane perpendicularly intersecting the first direction, and the at least one AC busbar includes a hole elongated along the first direction and co…
Who is the assignee on this patent?
Hitachi Energy Ltd
What technology area does this patent fall under?
Primary CPC classification H02M7/003. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jul 11 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).