Display panel and display device
US-2024423023-A1 · Dec 19, 2024 · US
US2024147767A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2024147767-A1 |
| Application number | US-202318326229-A |
| Country | US |
| Kind code | A1 |
| Filing date | May 31, 2023 |
| Priority date | Oct 31, 2022 |
| Publication date | May 2, 2024 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display apparatus includes a first pixel electrode, a second pixel electrode, and a third pixel electrode spaced apart from each other on a substrate, a pixel-defining layer including a first opening, a second opening, and a third opening, wherein the first opening exposes a central portion of the first pixel electrode, the second opening exposes a central portion of the second pixel electrode, and the third opening exposes a central portion of the third pixel electrode, wherein an area of the second opening is less than an area of the third opening, and a first distance between the first opening and the second opening is greater than a second distance between the first opening and the third opening.
Opening claim text (preview).
What is claimed is: 1 . A display apparatus comprising: a first pixel electrode, a second pixel electrode, and a third pixel electrode spaced apart from each other on a substrate; a pixel-defining layer including a first opening, a second opening, and a third opening, wherein the first opening exposes a central portion of the first pixel electrode, the second opening exposes a central portion of the second pixel electrode, and the third opening exposes a central portion of the third pixel electrode; a first lower emission layer disposed on the first pixel electrode and configured to emit red light; a first upper emission layer disposed on the first lower emission layer and configured to emit red light; a second lower emission layer disposed on the second pixel electrode and configured to emit blue light; a second upper emission layer disposed on the second lower emission layer and configured to emit blue light; a third lower emission layer disposed on the third pixel electrode and configured to emit green light; a third upper emission layer disposed on the third lower emission layer and configured to emit green light; a first common layer disposed between the first pixel electrode and the first lower emission layer, between the second pixel electrode and the second lower emission layer, and between the third pixel electrode and the third lower emission layer, and further disposed on the first pixel electrode, the second pixel electrode, and the third pixel electrode; and an opposite electrode disposed on the first upper emission layer, the second upper emission layer, and the third upper emission layer, wherein an area of the second opening is less than an area of the third opening; and a first distance between the first opening and the second opening is greater than a second distance between the first opening and the third opening. 2 . The display apparatus of claim 1 , further comprising: at least one separator disposed on the pixel-defining layer, the at least one separator disposed between: the first opening and the second opening, or the second opening and the third opening in a direction perpendicular to the substrate. 3 . The display apparatus of claim 2 , wherein the at least one separator includes a plurality of separators, and the plurality of separators are spaced apart from each other in the direction perpendicular to the substrate. 4 . The display apparatus of claim 2 , wherein the at least one separator includes a reverse-tapered slope surface. 5 . The display apparatus of claim 2 , wherein the at least one separator extends along a side of the second opening. 6 . The display apparatus of claim 5 , wherein a portion of the at least one separator is disposed between the second opening and the third opening in the direction perpendicular to the substrate. 7 . The display apparatus of claim 2 , further comprising: a (1-1)st remaining common layer disposed on the at least one separator; and a first remaining opposite electrode disposed on the (1-1)st remaining common layer. 8 . The display apparatus of claim 7 , wherein the (1-1)st remaining common layer and the first common layer include a same material, and the first remaining opposite electrode and the opposite electrode include a same material. 9 . The display apparatus of claim 1 , further comprising: at least one pixel-defining layer groove disposed in an upper surface of the pixel-defining layer, the at least one pixel-defining layer groove disposed between the first opening and the second opening, or between the second opening and the third opening in a direction perpendicular to the substrate. 10 . The display apparatus of claim 9 , wherein the at least one pixel-defining layer groove includes a plurality of pixel-defining layer grooves, and the plurality of pixel-defining layer grooves are spaced apart from each other in the direction perpendicular to the substrate. 11 . The display apparatus of claim 9 , wherein the at least one pixel-defining layer groove includes a forward-tapered slope surface. 12 . The display apparatus of claim 9 , wherein the at least one pixel-defining layer groove extends along a side of the second opening. 13 . The display apparatus of claim 12 , wherein a portion of the at least one pixel-defining layer groove is disposed between the second opening and the third opening in the direction perpendicular to the substrate. 14 . The display apparatus of claim 1 , further comprising: a spacer structure disposed on the pixel-defining layer, the spacer structure disposed between: the first opening and the second opening, or the second opening and the third opening in a direction perpendicular to the substrate; wherein the spacer structure includes a plurality of sub-spacers. 15 . The display apparatus of claim 14 , wherein the plurality of sub-spacers are spaced apart from each other in the direction perpendicular to the substrate. 16 . The display apparatus of claim 14 , wherein the plurality of sub-spacers include reverse-tapered slope surfaces. 17 . The display apparatus of claim 16 , further comprising: a (1-2)nd remaining common layer disposed on the spacer structure; and a second remaining opposite electrode disposed on the (1-2)nd remaining common layer. 18 . The display apparatus of claim 17 , wherein the (1-2)nd remaining common layer and the first common layer include a same material, and the second remaining opposite electrode and the opposite electrode include a same material. 19 . The display apparatus of claim 14 , wherein the plurality of sub-spacers include forward-tapered slope surfaces. 20 . The display apparatus of claim 1 , further comprising: a charge generation layer disposed between the first lower emission layer and the first upper emission layer, between the second lower emission layer and the second upper emission layer, and between the third lower emission layer and the third upper emission layer; a second common layer disposed between the first lower emission layer and the charge generation layer, between the second lower emission layer and the charge generation layer, and between the third lower emission layer and the charge generation layer; a third common layer disposed between the charge generation layer and the first upper emission layer, between the charge generation layer and the second upper emission layer, and between the charge generation layer and the third upper emission layer; and a fourth common layer disposed between the first upper emission layer and the opposite electrode, between the second upper emission layer and the opposite electrode, and between the third upper emission layer and the opposite electrode.
Connection of the pixel electrodes to the thin film transistors [TFT] · CPC title
characterised by the geometrical arrangement of the RGB subpixels · CPC title
Stacked devices having two or more layers, each emitting at different wavelengths · CPC title
the pixel elements being TFTs · CPC title
Pixel-defining structures or layers, e.g. banks · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.