Display apparatus
US-2024381702-A1 · Nov 14, 2024 · US
US2024107800A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2024107800-A1 |
| Application number | US-202318534370-A |
| Country | US |
| Kind code | A1 |
| Filing date | Dec 8, 2023 |
| Priority date | Jun 15, 2016 |
| Publication date | Mar 28, 2024 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device includes a scan line extending in a first direction, a data line and a driving voltage line extending in a second direction crossing the first direction, a switching thin film transistor (“TFT”) connected to the scan line and the data line, a driving TFT connected to the switching TFT and including a driving semiconductor layer and a driving gate electrode, a storage capacitor connected to the driving TFT and including first and second storage capacitor plates, a node connection line between the data line and the driving voltage line and connected to the driving gate electrode, and a shielding portion between the data line and the node connection line.
Opening claim text (preview).
What is claimed is: 1 . A display device comprising: a first scan line extending in a first direction; a data line extending in a second direction crossing the first direction; a first transistor comprising a first semiconductor layer and a first gate electrode, wherein the first semiconductor layer is electrically connected to the data line via a first contact hole; a second transistor electrically connected to the first transistor, the second transistor comprising a second semiconductor layer and a second gate electrode; a third transistor comprising a third semiconductor layer and a third gate electrode; a node connection line, wherein a first portion of the node connection line is electrically connected to the third semiconductor layer via a second contact hole, and a second portion of the node connection line is electrically connected to the second gate electrode via a third contact hole; a shielding portion, wherein an end portion of the shielding portion disposed between the first contact hole and the second contact hole in a plan view; and a driving voltage line extending in the second direction, wherein a portion of the driving voltage line overlaps a portion of the third semiconductor layer.
Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00 · CPC title
with pixel circuitry controlling the current through the light-emitting element · CPC title
integrated with passive devices, e.g. auxiliary capacitors · CPC title
wherein the TFTs are in active matrices · CPC title
Connection of the pixel electrodes to the thin film transistors [TFT] · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.