Synchronous power state control scheme for multi-chip integrated power management solution in embedded systems
US-2019064910-A1 · Feb 28, 2019 · US
US2024061484A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2024061484-A1 |
| Application number | US-202318385121-A |
| Country | US |
| Kind code | A1 |
| Filing date | Oct 30, 2023 |
| Priority date | Jul 26, 2019 |
| Publication date | Feb 22, 2024 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A system and method for power distribution are disclosed. A processor detects a storage device having a scalable interface, where the scalable interface is for transferring data between a host device and the storage device. The processor determines power requirement of the storage device based on a signal from the scalable interface. At least one power supply unit coupled to the processor provides power to the storage device based on the determined power requirement.
Opening claim text (preview).
What is claimed is: 1 . A method for power distribution comprising: detecting, by a processor, a storage device having a scalable interface, the scalable interface for transferring data between a host device and the storage device; determining, by the processor, power requirement of the storage device based on a signal from the scalable interface; and providing, by at least one power supply unit coupled to the processor, power to the storage device based on the determined power requirement. 2 . The method of claim 1 , wherein the scalable interface is a small-form-factor-technology-affiliate-100X (SSF-TA-100X) connector, wherein X is an integer value selected from 2, 6, 7, or 8. 3 . The method of claim 1 , wherein the storage device is at least one of a solid state drive (SDD) or a network-attached SSD. 4 . The method of claim 1 , wherein the determining of the power requirement includes: determining a type of signal from the scalable interface; and invoking a data structure for determining the power requirement based on the type of signal. 5 . The method of claim 4 , wherein the data structure is a lookup table associating one or more signal types to corresponding power requirements. 6 . The method of claim 4 , wherein the type of signal comprises at least one of a first presence signal, second presence signal, or third presence signal. 7 . The method of claim 6 , wherein a first type of scalable interface associated with a first type of power requirement is configured to transmit the first presence signal, a second type of scalable interface associated with a second type of power requirement is configured to transmit the second presence signal, and a third type of scalable interface associated with a third type of power requirement is configured to transmit the third presence signal. 8 . The method of claim 7 , wherein the first type of scalable interface includes four communication lanes and has a power requirement of about 25 W, the second type of scalable interface includes eight communication lanes and has a power requirement of about 35 W, and the third type of scalable interface includes sixteen communication lanes and has a power requirement of about 70 W. 9 . The method of claim 6 , wherein the determining the type of signal includes determining a status of one or more pins of the scalable interface. 10 . The method of claim 1 , wherein the at least one power supply unit includes first and second power supply units, wherein the providing of the power further includes: determining, by the processor, that power from the first power supply unit is less than the determined power requirement for the storage device; and activating, by the processor, in response to the determining, the second power supply unit for delivering power to the storage device. 11 . A power distribution system comprising: a storage device having a scalable interface, the scalable interface for transferring data between a host device and the storage device; at least one power supply unit; and a processor coupled to the storage device and the at least one power supply unit, the processor being configured to: detect the storage device having a scalable interface; determine power requirement of the storage device based on a signal from the scalable interface; and signal the at least one power supply unit for delivering power to the storage device based on the determined power requirement. 12 . The system of claim 11 , wherein the scalable interface is a small-form-factor-technology-affiliate-100X (SSF-TA-100X) connector, wherein X is an integer value selected from 2, 6, 7, or 8. 13 . The system of claim 11 , wherein the storage device is at least one of a solid state drive (SDD) or a network-attached SSD. 14 . The system of claim 11 , wherein the determining of the power requirement includes: determining a type of signal from the scalable interface; and invoking a data structure for determining the power requirement based on the type of signal. 15 . The system of claim 14 , wherein the data structure is a lookup table associating one or more signal types to corresponding power requirements. 16 . The system of claim 11 , wherein the type of signal comprises at least one of a first presence signal, second presence signal, or third presence signal. 17 . The system of claim 16 , wherein a first type of scalable interface associated with a first type of power requirement is configured to transmit the first presence signal, a second type of scalable interface associated with a second type of power requirement is configured to transmit the second presence signal, and a third type of scalable interface associated with a third type of power requirement is configured to transmit the third presence signal. 18 . The system of claim 17 , wherein the first type of scalable interface includes four communication lanes and has a power requirement of about 25 W, the second type of scalable interface includes eight communication lanes and has a power requirement of about 35 W, and the third type of scalable interface includes sixteen communication lanes and has a power requirement of about 70 W. 19 . The system of claim 16 , wherein the determining the type of signal includes determining a status of one or more pins of the scalable interface. 20 . The system of claim 11 , wherein the at least one power supply unit includes first and second power supply units, wherein the processor is further configured to: determine that power from the first power supply unit is less than the determined power requirement for the storage device; and activate, in response to the determining, the second power supply unit for delivering power to the storage device.
Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips · CPC title
Details of memory controller · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.