Switch circuit and power module

US2024014814A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2024014814-A1
Application numberUS-202318370063-A
CountryUS
Kind codeA1
Filing dateSep 19, 2023
Priority dateJun 15, 2022
Publication dateJan 11, 2024
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A switch circuit electrically connected to a power source and a first control source and including a plurality of switch bridge arms is provided. Each of the plurality of switch bridge arms includes a first switch and a second switch electrically connected in series. A loop formed by the first switch, the second switch and the power source is defined as a power loop. A loop formed by the first control source and the first switch is defined as a first control loop. A first mutual inductance is formed between the power loop and the first control loop. Among all the first switches, the first switch with the longer power loop has the smaller first mutual inductance.

First claim

Opening claim text (preview).

What is claimed is: 1 . A power module, comprising: a first power pin and a second power pin, configured to receive a power; a first control pin and a second control pin, configured to receive a first control signal; and a plurality of switch bridge arms electrically connected in parallel, each comprising a first switch and a second switch electrically connected in series, wherein midpoints of the plurality of switch bridge arms are connected together, and each of the first switch and the second switch has a first terminal, a second terminal and a third terminal, wherein in each of the plurality of switch bridge arms, the first terminal, the second terminal and the third terminal of the first switch are electrically connected to the first power pin, the second control pin and the first control pin respectively, the first terminal and the second terminal of the second switch are electrically connected to the second terminal of the first switch and the second power pin respectively, a loop formed by the first power pin, the first switch, the second switch and the second power pin is defined as a power loop, a loop formed by the first control pin, the second terminal and the third terminal of the second switch, and the second control pin is defined as a first control loop, and a first mutual inductance is formed between the power loop and the first control loop, wherein among all the first switches, the first switch with the longer power branch has the smaller first mutual inductance. 2 . The power module according to claim 1 , further comprising a substrate, wherein the first power pin, the second power pin, the first control pin, the second control pin, and all the first and second switches are disposed on the substrate. 3 . The power module according to claim 2 , wherein the substrate has a first edge and a second edge, the first edge is opposite to the second edge, the first power pin and the second power pin are disposed at the first edge, and the first control pin and the second control pin are disposed at the second edge. 4 . The power module according to claim 1 , further comprising a third control pin and a fourth control pin configured to receive a second control signal, wherein in each of the plurality of switch bridge arms, the second terminal and the third terminal of the second switch are electrically connected to the fourth control pin and the third control pin respectively, a loop formed by the third control pin, the second terminal and the third terminal of the second switch, and the fourth control pin is defined as a second control loop, and a second mutual inductance is formed between the power loop and the second control loop, wherein among all the second switches, the second switch with the longer power branch has the smaller second mutual inductance. 5 . The power module according to claim 4 , wherein a value of the second mutual inductance is determined by a relative position between the power loop and the second control loop as well as loop area of the power loop and the second control loop. 6 . The power module according to claim 1 , wherein a value of the first mutual inductance is determined by a relative position between the power loop and the first control loop as well as loop area of the power loop and the first control loop. 7 . A power module, comprising: a first power pin and a second power pin, configured to receive a power; a first control pin and a second control pin, configured to receive a first control signal; and a plurality of switch bridge arms electrically connected in parallel, each comprising a first switch, a first interconnection conductor, a second switch, and a second interconnection conductor electrically connected in series sequentially, wherein midpoints of the plurality of switch bridge arms are connected together, and each of the first switch and the second switch has a first terminal, a second terminal, and a third terminal, wherein in each of the plurality of switch bridge arms, the first terminal and the second terminal of the first switch are electrically connected to the first power pin and a first terminal of the first interconnection conductor respectively, the first terminal and the second terminal of the second switch are electrically connected to a second terminal of the first interconnection conductor and a first terminal of the second interconnection conductor respectively, a second terminal of the second interconnection conductor is electrically connected to the second power pin, the third terminal of the first switch and the second terminal of the first interconnection conductor are electrically connected to the first control pin and the second control pin respectively, a loop formed by the first power pin, the first switch, the first interconnection conductor, the second switch, the second interconnection conductor and the second power pin is defined as a power loop, wherein among all the first switches, the first switch with the longer power loop is electrically connected to the first interconnection conductor with smaller inductance. 8 . The power module according to claim 7 , further comprising a substrate, wherein the first power pin, the second power pin, the first control pin, the second control pin, and all the first and second switches are disposed on the substrate. 9 . The power module according to claim 8 , wherein the substrate has a first edge and a second edge, the first edge is opposite to the second edge, the first power pin and second power pin are disposed at the first edge, and the first control pin and the second control pin are disposed at the second edge. 10 . The power module according to claim 7 , further comprising a third control pin and a fourth control pin configured to receive a second control signal, wherein in each of the plurality of switch bridge arms, the third terminal of the second switch and the second terminal of the second interconnection conductor are electrically connected to the third control pin and the fourth control pin respectively, wherein among all the second switches, the second switch with the longer power loop is electrically connected to the second interconnection conductor with smaller inductance. 11 . The power module according to claim 10 , wherein a loop formed by the third control pin, the second interconnection conductor, the second terminal and the third terminal of the second switch, and the fourth control pin is defined as a control loop, and a second mutual inductance is formed between the power loop and the control loop, wherein among all the second switches, the second switch with the longer power loop has the smaller second mutual inductance. 12 . The power module according to claim 7 , wherein a loop formed by the first control pin, the first interconnection conductor, the second terminal and the third terminal of the first switch, and the second control pin is defined as a control loop, and a first mutual inductance is formed between the power loop and the control loop, wherein among all the first switches, the first switch with the longer power loop has the smaller first mutual inductance.

Assignees

Inventors

Classifications

  • Inductive arrangements (H10W44/20 takes precedence) · CPC title

  • Package configurations · CPC title

  • H03K17/687Primary

    the devices being field-effect transistors · CPC title

  • H03K17/122Primary

    in field-effect transistor switches · CPC title

  • for the simultaneous control of series or parallel connected semiconductor devices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2024014814A1 cover?
A switch circuit electrically connected to a power source and a first control source and including a plurality of switch bridge arms is provided. Each of the plurality of switch bridge arms includes a first switch and a second switch electrically connected in series. A loop formed by the first switch, the second switch and the power source is defined as a power loop. A loop formed by the first …
Who is the assignee on this patent?
Delta Electronics Inc
What technology area does this patent fall under?
Primary CPC classification H03K17/687. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jan 11 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).