Display device
US-2024431161-A1 · Dec 26, 2024 · US
US2023422562A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2023422562-A1 |
| Application number | US-202218037138-A |
| Country | US |
| Kind code | A1 |
| Filing date | Apr 14, 2022 |
| Priority date | Apr 14, 2021 |
| Publication date | Dec 28, 2023 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
This application provides a display panel, a fabrication method thereof, and a display apparatus. The display panel includes a display region and a non-display region extending around the display region, and includes: a base; an array structure layer, disposed on the base, where a drive circuit is disposed in the array structure layer, the array structure layer includes a first portion and a second portion, the first portion is a projection portion of the display region on the array structure layer, the second portion is a projection portion of the non-display region on the array structure layer, and the second portion is provided with a groove that is filled with a first organic material; an organic planarization layer, where the organic planarization layer covers the first portion and includes the first organic material; a light-emitting component layer, disposed on the organic planarization layer.
Opening claim text (preview).
1 . A display panel, comprising: a display region and a non-display region extending around the display region, wherein the display panel comprises: a base; an array structure layer, disposed on the base, wherein a drive circuit is disposed in the array structure layer, the array structure layer comprises a first portion and a second portion, the first portion is a projection portion of the display region on the array structure layer, the second portion is a projection portion of the non-display region on the array structure layer, the second portion is provided with a groove, and the groove is filled with a first organic material; an organic planarization layer, wherein the organic planarization layer covers the first portion and comprises the first organic material; a light-emitting component layer, disposed on the organic planarization layer, wherein the light-emitting component layer corresponds to the display region and is electrically connected to the drive circuit; and a packaging layer, wherein the packaging layer covers the light-emitting component layer and extends to the second portion; wherein the second portion comprises an insulation layer, a buffer layer, a gate insulation layer, and an inter-layer dielectric layer that are stacked in sequence, and all of the insulation layer, the buffer layer, the gate insulation layer, and the inter-layer dielectric layer are inorganic film layers. 2 . The display panel according to claim 1 , further comprising: a signal cable layer, disposed on the array structure layer, wherein the signal cable layer is provided with a signal cable on the second portion, and the groove corresponds to a position of the signal cable. 3 . The display panel according to claim 2 , wherein the signal cable comprises a voltage of source series (VSS) signal cable. 4 . The display panel according to claim 1 , wherein the groove partially or completely penetrates the array structure layer. 5 . (canceled) 6 . The display panel according to claim 1 , wherein the gate insulation layer comprises a first gate insulation layer and a second gate insulation layer that are stacked, the organic planarization layer comprises a first planarization layer and a second planarization layer, the first planarization layer comprises the first organic material, the first portion of the array structure layer is provided with a thin-film transistor layer, and the thin-film transistor layer comprises an active layer, a gate, and a source/drain, wherein the active layer is disposed between the buffer layer and the first gate insulation layer, and the first gate insulation layer coats the active layer and extends to the buffer layer; the gate is disposed between the first gate insulation layer and the second gate insulation layer, the second gate insulation layer coats the gate and extends to the first gate insulation layer, and the gate is disposed opposite the active layer; the source/drain comprises a first source/drain portion and a second source/drain portion, wherein the first source/drain portion is disposed between the inter-layer dielectric layer and the first planarization layer, the first planarization layer coats the first source/drain portion, the first organic material of the first planarization layer is filled in the groove, and the first source/drain portion is connected to the active layer after sequentially penetrating the inter-layer dielectric layer, the second gate insulation layer, and the first gate insulation layer; the second source/drain portion is disposed between the first planarization layer and the second planarization layer, the second planarization layer coats the second source/drain portion and extends to the first planarization layer, and the second source/drain portion is connected to the first source/drain portion after penetrating the first planarization layer; and a first signal cable portion is disposed in a region, corresponding to the groove, of the inter-layer dielectric layer, wherein the first signal cable portion is a signal cable fabricated on the same layer as the second source/drain portion, and the first signal cable portion covers the first organic material filled in the groove and the inter-layer dielectric layer around the groove. 7 . The display panel according to claim 6 , wherein the light-emitting component layer comprises an anode, an organic light-emitting layer, and a cathode that are stacked, wherein the anode is disposed on the second planarization layer, and is connected to the second source/drain portion after penetrating the second planarization layer; a second signal cable portion is disposed on the first signal cable portion, is connected to the first signal cable portion, and is a signal cable fabricated on the same layer as the anode; and the cathode is disposed on the organic light-emitting layer, covers the organic light-emitting layer, and extends to the second signal cable portion. 8 . The display panel according to claim 7 , wherein the first signal cable portion and the second signal cable portion are part of the voltage of source series VSS signal cable. 9 . The display panel according to claim 1 , wherein a shape of a section of the groove in a thickness direction of the display panel is any one of the following shapes: a rectangle, a triangle, a trapezoid, a parallelogram, a polyline, a wave, an ellipse, an arc, or a stair; and/or an extending direction of the groove in a plane where the display panel is located forms any of the following: a straight line, a curve, or a ring. 10 . The display panel according to claim 1 , wherein the groove extends along an edge of the first portion, and the groove comprises consecutive trenches in the extending direction or intermittent trenches in the extending direction. 11 . The display panel according to claim 1 , wherein an average width of the groove ranges from 15 microns to 25 microns. 12 . The display panel according to claim 1 , wherein the groove comprises a plurality of parallel trenches, and the plurality of trenches extend along the edge of the first portion, wherein a distance between two adjacent trenches in the plurality of trenches ranges from 20 microns to 25 microns. 13 . The display panel according to claim 12 , wherein a width of a trench in the plurality of trenches that is close to the edge of the first portion is greater than or equal to a width of a trench in the plurality of trenches that is close to an edge of the display panel. 14 . The display panel according to claim 1 , wherein a shortest distance between the groove and the edge of the display panel ranges from 200 microns to 250 microns. 15 . The display panel according to claim 1 , wherein the base is made of a flexible material. 16 . A display apparatus, comprising the display panel according to claim 1 . 17 . A fabrication method of a display panel, wherein the display panel comprises a display region and a non-display region extending around the display region, and the fabrication method comprises: providing a base; forming an array structure layer on the base, wherein a drive circuit is disposed in the array structure layer, the array structure layer comprises a first portion and a second portion, the first portion is a projection portion of the display region on the array structure layer, and the second portion is a projection portion of the non-display region on the array structure layer; forming a groove in the second portion; forming an organic planarization layer on the array structure layer, wherein the organic planarization layer c
Insulating layers formed between TFT elements and OLED elements · CPC title
Interconnections, e.g. wiring lines or terminals · CPC title
Manufacture or treatment · CPC title
Vertical spacers, e.g. arranged between the sealing arrangement and the OLED · CPC title
Active-matrix OLED [AMOLED] displays · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.