Sustainable Networking Plane De-Energization
US-2024414102-A1 · Dec 12, 2024 · US
US2023418363A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2023418363-A1 |
| Application number | US-202318462493-A |
| Country | US |
| Kind code | A1 |
| Filing date | Sep 7, 2023 |
| Priority date | Dec 27, 2004 |
| Publication date | Dec 28, 2023 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A host apparatus, into which a card having a nonvolatile semiconductor memory is inserted, issues a check command to the card. The check command instructs to send information on whether the card supports a termination process in which the card shifts into a state ready for a stop of power supply from the host apparatus.
Opening claim text (preview).
1 . A memory device connectable to a host device, the memory device comprising: a memory core; and a memory controller configured to: control the memory core, transmit, in response to a first command from the host device, a response of status data that is used to determine whether the memory device supports a termination process, the termination process including shifting into a state ready for a stop of power supply from the host device, perform the termination process in response to a second command from the host device, transmit a first signal indicative of a busy state while performing the termination process, the first signal being indicative of the busy state and having a first level, and notify the host device of completion of the busy state by transmitting a second signal indicative of a ready state and having a second level when the memory device completes the termination process and is ready for the stop of power supply to the memory device.
by lowering the supply or operating voltage · CPC title
Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips · CPC title
Monitoring task completion, e.g. by use of idle timers, stop commands or wait commands · CPC title
Power saving in PCMCIA card · CPC title
in relation to data integrity, e.g. data losses, bit errors · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.