Distance measurement

US2023417898A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2023417898-A1
Application numberUS-202318339636-A
CountryUS
Kind codeA1
Filing dateJun 22, 2023
Priority dateJun 22, 2022
Publication dateDec 28, 2023
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus is provided that includes means for obtaining a total delay error that when added to a reference time equivalent to a reference distance between first and second antennas equals a difference between a transmission time of a signal sent via the first antenna and a reception time of the signal received via the second antenna; means for measuring a frequency-variable first delay associated with reflection of a signal from a frequency-variable complex impedance of the first antenna; means for measuring a frequency-variable second delay associated with reflection of a signal from a frequency-variable complex impedance of the second antenna; means for estimating a first portion of the total delay error associated with the first antenna in dependence upon at least the first delay; and means for estimating a second portion of the total delay error associated with the second antenna in dependence upon at least the second delay.

First claim

Opening claim text (preview).

1 . An apparatus comprising: at least one processor; and at least one memory including computer program code, the at least one memory and the computer program code configured to, with the at least one processor, cause the apparatus at least to perform: obtaining a total delay error that when added to a reference time equivalent to a reference distance between a first antenna and a second antenna equals a difference between a transmission time of a signal sent via the first antenna and a reception time of the signal received via the second antenna; measuring a frequency-variable first delay associated with reflection of a transmitted signal by a frequency-variable complex impedance of the first antenna; measuring a frequency-variable second delay associated with reflection of a transmitted signal by a frequency-variable complex impedance of the second antenna; estimating a first portion of the total delay error associated with the first antenna in dependence upon at least the first delay; and estimating a second portion of the total delay error associated with the second antenna in dependence upon at least the second delay. 2 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are further configured to, with the at least one processor, cause the apparatus to use the first portion of the total delay error associated with the first antenna to enable a reduction of at least a transmission timing error for transmission via the first antenna. 3 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are further configured to, with the at least one processor, cause the apparatus to use the second portion of the total delay error associated with the second antenna to enable a reduction of at least a reception timing error for reception via the second antenna. 4 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are further configured to, with the at least one processor, cause the apparatus to use the first portion of the total delay error associated with the first antenna to enable a reduction of reception timing error for reception via the first antenna and to use the second portion of the total delay error associated with the second antenna to enable a reduction of a transmission timing error for transmission via the second antenna. 5 . An apparatus as claimed in claim 1 , further comprising the first antenna and the second antenna. 6 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to: measure the frequency-variable first delay as a first delay between a time that represents a transmission time of a signal sent via the first antenna and a time that represents a reception time of the signal reflected by the first antenna; and measure the frequency-variable second delay as a second delay between a time that represents a transmission time of a signal sent via the second antenna and a time that represents a reception time of the signal reflected by the second antenna. 7 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to: estimate the first portion of the total delay error associated with the first antenna by applying a first scaling factor to the total delay error, wherein the first scaling factor is dependent on the first delay associated with the first antenna and the second delay associated with the second antenna; and estimate the second portion of the total delay error associated with the second antenna by applying a second scaling factor to the total delay error, wherein the second scaling factor is dependent on the first delay associated with the first antenna and the second delay associated with the second antenna. 8 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to: estimate the first portion of the total delay error associated with the first antenna by multiplying the first delay by a scaling factor; and estimate the second portion of the total delay error associated with the second antenna by multiplying the second delay by the scaling factor. 9 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to: estimate the first portion of total delay error associated with the first antenna and the second portion of the total delay error by constraining a sum of first portion of the total delay error associated with the first antenna and the second portion of the total delay error to equal the total delay error. 10 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are configured to, with the at least one processor, cause the apparatus to: estimate the first portion of the total delay error as the total delay error multiplied by the first delay and divided by a sum of the first delay and the second delay; and estimate the second portion of the total delay error as the total delay error multiplied by the second delay and divided by a sum of the first delay and the second delay. 11 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are further configured to, with the at least one processor, cause the apparatus to: transmit, to another network entity, the first portion and/or the second portion of the total delay error between the first antenna and second antenna or transmit, to another network entity, one or more values determined using the first portion and/or the second portion of the total delay error between the first antenna and second antenna. 12 . An apparatus as claimed in claim 1 , wherein the at least one memory and the computer program code are further configured to, with the at least one processor, cause the apparatus to measure, for a set of multiple different pairs of antennas in the apparatus, a total delay error between a first time that represents a transmission time of a signal sent via a first antenna of a pair of antennas and a second time that represents a reception time of the signal at a second antenna of the pair of antennas by: subtracting, from a time difference between the first time and the second time, a time representing a reference distance between the first antenna and the second antenna of the pair of antennas; measuring a frequency-variable first delay associated with reflection of a transmitted signal by a frequency-variable complex impedance of the first antenna of the pair of antennas; measuring a frequency-variable second delay associated with reflection of a transmitted signal by a frequency-variable complex impedance of the second antenna of the pair of antennas; estimating a first portion of the total delay error associated with the first antenna of the pair of antennas in dependence upon at least the first delay; and estimating a second portion of the total delay error associated with the second antenna of the pair of antennas in dependence upon at least the second delay, wherein the set of multiple different pairs of antennas in the apparatus is a sub-set of all the possible different pairs of antennas in the apparatus, wherein measurements indicate a direct transmission path exists between the pairs of antennas in the set and a direct transmission path does not exist between the pairs of a

Assignees

Inventors

Classifications

  • G01S13/82Primary

    wherein continuous-type signals are transmitted · CPC title

  • G01S5/021Primary

    Calibration, monitoring or correction (G01S5/0252 takes precedence) · CPC title

  • using synchronised clocks · CPC title

  • G01S13/08Primary

    Systems for measuring distance only (indirect measurement G01S13/46) · CPC title

  • Means for monitoring or calibrating · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2023417898A1 cover?
An apparatus is provided that includes means for obtaining a total delay error that when added to a reference time equivalent to a reference distance between first and second antennas equals a difference between a transmission time of a signal sent via the first antenna and a reception time of the signal received via the second antenna; means for measuring a frequency-variable first delay assoc…
Who is the assignee on this patent?
Nokia Technologies Oy
What technology area does this patent fall under?
Primary CPC classification G01S13/82. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Dec 28 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).