Communications device and method for receiving aggregate packet

US2023345303A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2023345303-A1
Application numberUS-202318095506-A
CountryUS
Kind codeA1
Filing dateJan 10, 2023
Priority dateApr 20, 2022
Publication dateOct 26, 2023
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A communications device and a method for receiving an aggregate packet are provided. The communications device includes an aggregate packet de-aggregation device and a transmission interface. The aggregate packet de-aggregation device is configured to generate multiple subframe packets according to the aggregate packet, wherein a length of each of the multiple subframe packets is less than a length of the aggregate packet. The transmission interface is configured to couple the communications device to a host device, and transmits the multiple subframe packets to the host device, to allow the host device to pre-allocate multiple buffering spaces for receiving the multiple subframe packets according to a maximum allowable length of any of the multiple subframe packets.

First claim

Opening claim text (preview).

What is claimed is: 1 . A communications device, comprising: an aggregate packet de-aggregation device, configured to generate multiple subframe packets according to an aggregate packet, wherein a length of each of the multiple subframe packets is less than a length of the aggregate packet; and a transmission interface, configured to couple the communications device to a host device; wherein the transmission interface transmits the multiple subframe packets to the host device, to allow the host device to pre-allocate multiple buffering spaces for receiving the multiple subframe packets according to a maximum allowable length of any of the multiple subframe packets. 2 . The communications device of claim 1 , wherein the aggregate packet de-aggregation device comprises: a de-aggregation circuit, configured to perform de-aggregation on the aggregate packet to generate multiple de-aggregation packets, wherein each de-aggregation packet of the multiple de-aggregation packets has a descriptor configured to carry information of said each de-aggregation packet; wherein the multiple subframe packets are generated according to the multiple de-aggregation packets, respectively. 3 . The communications device of claim 2 , wherein the information of said each de-aggregation packet indicates whether said each de-aggregation packet is a last de-aggregation packet of the multiple de-aggregation packet. 4 . The communications device of claim 2 , wherein the information of said each de-aggregation packet indicates a length of said each de-aggregation packet. 5 . The communications device of claim 2 , wherein the aggregate packet de-aggregation device further comprises: a payload alignment circuit, configured to add padding bytes to the multiple de-aggregation packets to generate multiple aligned packets, respectively, wherein respective data payloads of the multiple aligned packets are aligned with one another based on a specific number of bytes; wherein the multiple subframe packets are generated according to the multiple aligned packets, respectively. 6 . The communications device of claim 2 , wherein the aggregate packet de-aggregation device further comprises: a header conversion circuit, configured to perform header conversion on the multiple de-aggregation packets to generate multiple converted packets, respectively, wherein each converted packet of the multiple converted packets has a specific header, to allow the host device to perform subsequent communications according to a communications standard corresponding to the specific header; wherein the multiple subframe packets are generated according to the multiple converted packets, respectively. 7 . The communications device of claim 6 , wherein the aggregate packet de-aggregation device further comprises: a payload alignment circuit, configured to add padding bytes to the multiple converted packets to generate multiple aligned packets, respectively, wherein respective data payloads of the multiple aligned packets are aligned with one another based on a specific number of bytes; wherein the multiple subframe packets are generated according to the multiple aligned packets, respectively. 8 . The communications device of claim 6 , wherein the aggregate packet has a medium access control (MAC) header, and the specific header is different from the MAC_header. 9 . The communications device of claim 1 , wherein the aggregate packet is an aggregate medium access control (MAC) service data unit (AMSDU) packet. 10 . A method for receiving an aggregate packet, comprising: utilizing an aggregate packet de-aggregation device of a communications device to generate multiple subframe packets according to the aggregate packet, wherein a length of each of the multiple subframe packets is less than a length of the aggregate packet; and utilizing a transmission interface of the communications device to transmit the multiple subframe packets from the communications device to the host device, to allow the host device to pre-allocate multiple buffering spaces for receiving the multiple subframe packets according to a maximum allowable length of any of the multiple subframe packets. 11 . The method of claim 10 , wherein utilizing the aggregate packet de-aggregation device to generate the multiple subframe packets according to the aggregate packet comprises: utilizing a de-aggregation circuit of the aggregate packet de-aggregation device to perform de-aggregation on the aggregate packet to generate multiple de-aggregation packets, wherein each de-aggregation packet of the multiple de-aggregation packets has a descriptor configured to carry information of said each de-aggregation packet; wherein the multiple subframe packets are generated according to the multiple de-aggregation packets, respectively. 12 . The method of claim 11 , wherein the information of said each de-aggregation packet indicates whether said each de-aggregation packet is a last de-aggregation packet of the multiple de-aggregation packet. 13 . The method of claim 11 , wherein the information of said each de-aggregation packet indicates a length of said each de-aggregation packet. 14 . The method of claim 11 , wherein utilizing the aggregate packet de-aggregation device to generate the multiple subframe packets according to the aggregate packet further comprises: utilizing a payload alignment circuit of the aggregate packet de-aggregation device to add padding bytes to the multiple de-aggregation packets to generate multiple aligned packets, respectively, wherein respective data payloads of the multiple aligned packets are aligned with one another based on a specific number of bytes; wherein the multiple subframe packets are generated according to the multiple aligned packets, respectively. 15 . The method of claim 11 , wherein utilizing the aggregate packet de-aggregation device to generate the multiple subframe packets according to the aggregate packet further comprises: utilizing a header conversion circuit of the aggregate packet de-aggregation device to perform header conversion on the multiple de-aggregation packets to generate multiple converted packets, respectively, wherein each converted packet of the multiple converted packets has a specific header, to allow the host device to perform subsequent communications according to a communications standard corresponding to the specific header; wherein the multiple subframe packets are generated according to the multiple converted packets, respectively. 16 . The method of claim 15 , wherein utilizing the aggregate packet de-aggregation device to generate the multiple subframe packets according to the aggregate packet further comprises: utilizing a payload alignment circuit of the aggregate packet de-aggregation device to add padding bytes to the multiple converted packets to generate multiple aligned packets, respectively, wherein respective data payloads of the multiple aligned packets are aligned with one another based on a specific number of bytes; wherein the multiple subframe packets are generated according to the multiple aligned packets, respectively. 17 . The method of claim 15 , wherein the aggregate packet has a medium access control (MAC) header, and the specific header is different from the MAC_header. 18 . The method of claim 10 , wherein the aggregate packet is an aggregate medium access control (MAC) service data unit (AMSDU) packet.

Assignees

Inventors

Classifications

  • H04W28/065Primary

    using assembly or disassembly of packets · CPC title

  • by supplementing frame payload, e.g. with padding bits · CPC title

  • Formatting with frames or packets; Protocol or part of protocol for error control · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2023345303A1 cover?
A communications device and a method for receiving an aggregate packet are provided. The communications device includes an aggregate packet de-aggregation device and a transmission interface. The aggregate packet de-aggregation device is configured to generate multiple subframe packets according to the aggregate packet, wherein a length of each of the multiple subframe packets is less than a le…
Who is the assignee on this patent?
Realtek Semiconductor Corp
What technology area does this patent fall under?
Primary CPC classification H04W28/065. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Oct 26 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).