Semiconductor structure

US2023215925A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2023215925-A1
Application numberUS-202217970608-A
CountryUS
Kind codeA1
Filing dateOct 21, 2022
Priority dateJan 3, 2022
Publication dateJul 6, 2023
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor structure, including a substrate, a first nitride layer, a polarity inversion layer, a second nitride layer, and a third nitride layer, is provided. The first nitride layer is located on the substrate. The polarity inversion layer is located on a surface of the first nitride layer to convert a non-metallic polarity surface of the first nitride layer into a metallic polarity surface of the polarity inversion layer. The second nitride layer is located on the polarity inversion layer. The third nitride layer is located on the second nitride layer. The substrate, the first nitride layer, the polarity inversion layer, and the second nitride layer include iron element.

First claim

Opening claim text (preview).

What is claimed is: 1 . A semiconductor structure, comprising: a substrate; a first nitride layer, located on the substrate; a polarity inversion layer, located on a surface of the first nitride layer to convert a non-metallic polarity surface of the first nitride layer into a metallic polarity surface of the polarity inversion layer; a second nitride layer, located on the polarity inversion layer; and a third nitride layer, located on the second nitride layer, wherein the substrate, the first nitride layer, the polarity inversion layer, and the second nitride layer comprise iron element. 2 . The semiconductor structure according to claim 1 , wherein the third nitride layer comprises iron element. 3 . The semiconductor structure according to claim 1 , wherein the substrate comprises: a lower base and an upper base between the lower base and the first nitride layer, wherein a thickness of the upper base is 25 μm to 200 μm. 4 . The semiconductor structure according to claim 3 , wherein an oxygen concentration in the upper base is lower than an oxygen concentration in the lower base. 5 . The semiconductor structure according to claim 3 , wherein a resistivity of the upper base is higher than a resistivity of the lower base. 6 . The semiconductor structure according to claim 3 , wherein an iron concentration in the upper base is higher than an iron concentration in the lower base. 7 . The semiconductor structure according to claim 3 , wherein in the upper base, an aluminum concentration within a depth of 2 μm below an interface between the upper base and the first nitride layer is less than 1E17 #/cm 3 . 8 . The semiconductor structure according to claim 3 , wherein in the upper base, an iron concentration within a depth of 2 μm below an interface between the upper base and the first nitride layer is greater than 1E14 #/cm 3 . 9 . The semiconductor structure according to claim 1 , wherein the first nitride layer comprises aluminum silicon nitride comprising iron element, and an iron concentration in the first nitride layer is greater than 5E16 #/cm 3 . 10 . The semiconductor structure according to claim 1 , wherein the polarity inversion layer comprises a metal layer comprising iron element, and an iron concentration in the polarity inversion layer is greater than 5E17 #/cm 3 . 11 . The semiconductor structure according to claim 1 , wherein the second nitride layer comprises aluminum nitride comprising iron element, and an iron concentration in the second nitride layer is greater than 5E17 #/cm 3 . 12 . The semiconductor structure according to claim 1 , wherein the second nitride layer comprises a low temperature nitrogen aluminum nitride layer and a high temperature nitrogen aluminum nitride layer located on the low temperature nitrogen aluminum nitride layer, wherein a temperature difference between a growth temperature of the high temperature aluminum nitride layer and a growth temperature of the low temperature aluminum nitride layer is greater than about 50° C. 13 . The semiconductor structure according to claim 12 , wherein the low temperature aluminum nitride layer comprises iron element, and the high temperature aluminum nitride layer does not comprise iron element. 14 . The semiconductor structure according to claim 1 , wherein a carrier concentration within a surface of the substrate is below 1E15 #/cm 3 . 15 . A semiconductor structure, comprising: a substrate; a first nitride layer, located on the substrate, wherein the substrate comprises a lower base and an upper base between the lower base and the first nitride layer, wherein in the upper base, an aluminum concentration within a depth of 2 μm below an interface between the upper base and the first nitride layer is less than 1E17 #/cm 3 , and an iron concentration within a depth of 2 μm below the interface between the upper base and the first nitride layer is greater than 1E14 #/cm 3 ; a metal layer, located on a surface of the first nitride layer to convert a non-metallic polarity surface of the first nitride layer into a metallic polarity surface of the metal layer; a second nitride layer, located on the metal layer; and a third nitride layer, located on the second nitride layer, wherein the substrate, the first nitride layer, the metal layer, and the second nitride layer comprise iron element.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2023215925A1 cover?
A semiconductor structure, including a substrate, a first nitride layer, a polarity inversion layer, a second nitride layer, and a third nitride layer, is provided. The first nitride layer is located on the substrate. The polarity inversion layer is located on a surface of the first nitride layer to convert a non-metallic polarity surface of the first nitride layer into a metallic polarity surf…
Who is the assignee on this patent?
Globalwafers Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P14/2905. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jul 06 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).