Package substrate and semiconductor package including the same
US-2024429153-A1 · Dec 26, 2024 · US
US2023215905A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2023215905-A1 |
| Application number | US-202218063643-A |
| Country | US |
| Kind code | A1 |
| Filing date | Dec 8, 2022 |
| Priority date | Dec 30, 2021 |
| Publication date | Jul 6, 2023 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device according to an example embodiment of the present disclosure includes a first substrate including an active area including a plurality of pixels and a non-active area surrounding the active area; a plurality of LEDs disposed in the plurality of pixels on the first substrate; a planarization layer disposed to surround the plurality of LEDs; a bank disposed on the planarization layer and including a black material; a reflection-reducing layer disposed on the bank and having a reflectance varying according to temperature; and a heat dissipation layer disposed on the reflection-reducing layer.
Opening claim text (preview).
1 . A display device, comprising: a first substrate including an active area including a plurality of pixels and a non-active area adjacent the active area; a plurality of light-emitting diodes disposed in the plurality of pixels on the first substrate; a planarization layer disposed to surround the plurality of light-emitting diodes on at least four sides; a bank disposed on the planarization layer and including a black material; a reflection-reducing layer disposed on the bank and having a reflectance that varies according to temperature thereof; and a heat dissipation layer disposed on the reflection-reducing layer. 2 . The display device of claim 1 , wherein the reflectance of the reflection-reducing layer is lower at a driving temperature of the display device than at room temperature. 3 . The display device of claim 2 , wherein the reflection-reducing layer functions as a haze layer at the driving temperature of the display device. 4 . The display device of claim 2 , wherein the reflection-reducing layer includes a base resin and a polymer dispersed in the base resin and having a reflectance varying according to temperature. 5 . The display device of claim 4 , wherein the base resin includes one of polyimide resin, acryl resin, cardo resin, novolac resin, and siloxane resin. 6 . The display device of claim 4 , wherein the polymer includes poly(N-isopropylacrylamide) (PNIPAM). 7 . The display device of claim 1 , wherein the heat dissipation layer includes a vertically aligned carbon nanotube (CNT) layer and metal oxide particles doped in the carbon nanotube layer. 8 . The display device of claim 7 , wherein the heat dissipation layer further includes carbon black particles, a binder, and a photosensitizer. 9 . The display device of claim 8 , wherein the binder includes an alkali-developable binder or a silicon-based binder. 10 . The display device of claim 8 , wherein the photosensitizer includes an oxime-based compound or a benzophenone-based compound. 11 . The display device of claim 1 , wherein the planarization layer extends to the non-active area, and the bank, the reflection-reducing layer, and the heat dissipation layer are sequentially stacked on the planarization layer in the non-active area. 12 . The display device of claim 1 , further comprising: a signal line disposed on the first substrate; a second substrate disposed under the first substrate; a signal link line disposed under the second substrate; and a side line disposed on side surfaces of the first substrate and the second substrate to connect the signal line and the signal link line. 13 . The display device of claim 12 , wherein the side line is a line in which a conductive paste is cured. 14 . A display device, comprising: a substrate; a plurality of pixels on the substrate; a plurality of light-emitting diodes disposed in the plurality of pixels; a planarization layer adjacent to the plurality of light-emitting diodes; a bank disposed on the planarization layer; a first layer disposed on the bank and having reflectance that is lower at a driving temperature of the display device than at room temperature; and a second layer disposed on the first layer, the second layer including a vertically aligned carbon nanotube layer doped with metal oxide particles. 15 . The display device of claim 14 , wherein the first layer has haze that is higher at the driving temperature than at the room temperature. 16 . The display device of claim 14 , wherein the metal oxide particles include black titanium oxide, black iron oxide or a combination thereof. 17 . The display device of claim 14 , wherein the bank has a plurality of openings that expose the plurality of light-emitting diodes, and the bank absorbs light in a range of about 380 nanometers to about 700 nanometers. 18 . A display device, comprising: a substrate; a plurality of pixels on the substrate; a plurality of light-emitting diodes disposed in the plurality of pixels; a planarization layer adjacent to the plurality of light-emitting diodes; a bank disposed on the planarization layer, the bank absorbing light in a range of about 380 nanometers to about 700 nanometers; and a vertically aligned carbon nanotube layer disposed on the bank. 19 . The display device of claim 18 , wherein: the substrate includes an active area and a non-active area adjacent the active area, the plurality of pixels being in the active area; and the carbon nanotube layer is on the bank in the active area and in the non-active area. 20 . The display device of claim 19 , further comprising: a signal line disposed on the substrate; a second substrate disposed under the substrate; a signal link line disposed under the second substrate; an insulating layer adjacent sidewalls of the substrate and the second substrate; and a side line disposed on the sidewalls of the substrate and the second substrate to connect the signal line to the signal link line, the side line including a conductive paste that is between the insulating layer and the sidewalls of the substrate and the second substrate.
Package configurations · CPC title
Interconnections, e.g. lead-frames, bond wires or solder balls · CPC title
Two-dimensional arrangements, e.g. asymmetric LED layout · CPC title
Coatings, e.g. passivation layers or antireflective coatings · CPC title
characterised by their material, e.g. binder · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.