Array substrate and display panel

US2022365396A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2022365396-A1
Application numberUS-202117771243-A
CountryUS
Kind codeA1
Filing dateJun 17, 2021
Priority dateJun 18, 2020
Publication dateNov 17, 2022
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An array base plate and a display panel. The array base plate includes a substrate and a plurality of sub-pixels that are provided on the substrate and are arranged in an array; each of the sub-pixels includes a first slit electrode ( 1 ) and a second slit electrode ( 2 ) that are arranged in a first direction the first slit electrode ( 1 ) includes a plurality of first slits ( 11 ) that are arranged parallelly and separately, and the second slit electrode ( 2 ) includes a plurality of second slits ( 21 ) that are arranged parallelly and separately, and a direction of extension of the first slits ( 11 ) and a direction of extension of the second slits ( 21 ) are different; and the sub-pixel further includes a dark-region light shielding part ( 6 ) located over the first slit electrode ( 1 ) and the second slit electrode ( 2 ).

First claim

Opening claim text (preview).

1 . An array base plate, wherein the array base plate comprises a substrate and a plurality of sub-pixels that are provided on the substrate and are arranged in an array; each of the sub-pixels comprises a first slit electrode and a second slit electrode that are arranged in a first direction: the first slit electrode comprises a plurality of first slits that are arranged parallelly and separately, the second slit electrode comprises a plurality of second slits that are arranged parallelly and separately, and a direction of extension of the first slits and a direction of extension of the second slits are different; and the sub-pixel further comprises a dark-area light shielding part located over the first slit electrode and the second slit electrode, and an orthographic projection of the dark-area light shielding part on the substrate at least partially covers an orthographic projection of a first area of the sub-pixel on the substrate, wherein the first area is an area between the first slit electrode and the second slit electrode. 2 . The array base plate according to claim 1 , wherein a width of the dark-area light shielding part in the first direction is uniform. 3 . The array base plate according to claim 2 , wherein the width of the dark-area light shielding part in the first direction is less than or equal to a maximum width of the first area in the first direction. 4 . The array base plate according to claim 3 , wherein in the sub-pixel, an included angle between the direction of extension of the first slits and a second direction is a first included angle, and air included angle between the direction of extension of the second slits and the second direction is a second included angle, wherein the second direction and the first direction are perpendicular; and the maximum width of the first area in the first direction is in a positive correlation with the first included angle and the second included angle, respectively. 5 . The array base plate according to claim 1 , wherein a width of the dark-area light shielding part in the first direction is correlated with a width of the first slits, a distance between each of the adjacent first slits, a width of the second slits and a distance between each of the adjacent second slits. 6 . The array base plate according to claim 1 , wherein the orthographic projection of the dark-area light shielding part on the substrate further covers an orthographic projection of a second area of the sub-pixel on the substrate, the second area comprises areas where two ends of each of the first slits are located and areas where two ends of each of the second slits are located. 7 . The array base plate according to claim 6 , wherein the second area further comprises areas between the same ends of each of the first slits and of each of the second slits and an edge of the adjacent sub pixel. 8 . The array base plate according to claim 1 , wherein the sub-pixel further comprises a planar electrode located under the first slit electrode and the second slit electrode. 9 . The array base plate according to claim 8 , wherein when the planar electrode is electrically connected to a common-electrode signal line, and the first slit electrode and the second slit electrode are electrically connected to a pixel-electrode signal line, the planar electrode is a common electrode, the first slit electrode and the second slit electrode are pixel electrodes, and the formed array base plate is an ADS-type array base plate. 10 . The array base plate according to claim 8 , wherein when the planar electrode is electrically connected to a pixel-electrode signal line, and the first slit electrode and the second slit electrode are electrically connected to a common-electrode signal line, the planar electrode is a pixel electrode, the first slit electrode and the second slit electrode are common electrodes, and the formed array base plate is an HADS-type array base plate. 11 . A display panel, wherein the display panel comprises a color-film base plate and an array base plate which are arranged in align with each other, and a liquid-crystal layer located between the color-film base plate and the array base plate, wherein the array base plate comprises a substrate and a plurality of sub-pixels that are provided on the substrate and are arranged in an array; each of the sub-pixels comprises a first slit electrode and a second slit electrode that are arranged in a first direction; the first slit electrode comprises a plurality of first slits that are arranged parallelly and separately, the second slit electrode comprises a plurality of second slits that are arranged parallelly and separately, and a direction of extension of the first slits and a direction of extension of the second slits are different; and the sub-pixel further comprises a dark-area light shielding part located over the first slit electrode and the second slit electrode, and an orthographic projection of the dark-area light shielding part on the substrate at least partially covers an orthographic projection of a first area of the sub-pixel on the substrate, wherein the first area is an area between the first slit electrode and the second slit electrode. 12 . A display panel, wherein the display panel comprises an array base plate and a color-film base plate which are arranged in align with each other; the array base plate comprises a substrate and a plurality of sub-pixels that are provided on the substrate and are arranged in an array, each of the sub-pixels comprises a first slit electrode and a second slit electrode that are arranged in a first direction, the first slit electrode comprises a plurality of first slits that are arranged parallelly and separately, the second slit electrode comprises a plurality of second slits that are arranged parallelly and separately, and a direction of extension of the first slits and a direction of extension of the second slits are different; and the color-film base plate comprises a black matrix, the black matrix comprises a plurality of dark-area light shielding parts, and an orthographic projection of the dark-area light shielding part on the substrate at least partially covers an orthographic projection of a first area of the sub-pixel on the substrate, wherein the first area is an area between the first slit group and the second slit group. 13 . The display panel according to claim 12 , wherein a width of the dark-area light shielding part in the first direction is less than or equal to a sum of an aligning deviation between the array base plate and the color-film base plate and a maximum width of the first area in the first direction. 14 . The display panel according to claim 13 , wherein in the sub-pixel, an included angle between the direction of extension of the first slits and a second direction is a first included angle, and an included angle between the direction of extension of the second slits and the second direction is a second included angle, wherein the second direction and the first direction are perpendicular; and the maximum width of the first area in the first direction is in a positive correlation with the first included angle and the second included angle, respectively. 15 . The display panel according to claim 12 , wherein the array base plate further comprises a plurality of grid lines that are arranged in the first direction, and the grid lines are located between two adjacent rows of the sub-pixels in the first direction; the black matrix further comprises a grid-line light shielding part, and orthographic projections of the grid-line light shielding part on the substrate co

Assignees

Inventors

Classifications

  • in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title

  • Wiring, e.g. gate line, drain line · CPC title

  • Light shielding layers, e.g. black matrix (G02F1/136209 takes precedence) · CPC title

  • Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element · CPC title

  • characterised by their geometrical arrangement · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2022365396A1 cover?
An array base plate and a display panel. The array base plate includes a substrate and a plurality of sub-pixels that are provided on the substrate and are arranged in an array; each of the sub-pixels includes a first slit electrode ( 1 ) and a second slit electrode ( 2 ) that are arranged in a first direction the first slit electrode ( 1 ) includes a plurality of first slits ( 11 ) that are ar…
Who is the assignee on this patent?
Beijing Boe Display Tech Co, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/133512. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Nov 17 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).