Spin-transfer torque magnetoresistive memory device with a free layer stack including multiple spacers and methods of making the same

US2022139435A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2022139435-A1
Application numberUS-202217575840-A
CountryUS
Kind codeA1
Filing dateJan 14, 2022
Priority dateSep 3, 2019
Publication dateMay 5, 2022
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A spin-transfer torque (STT) magnetoresistive memory device includes a first electrode, a second electrode, and a magnetic tunnel junction located between the first electrode and the second electrode. The magnetic tunnel junction includes a reference layer having a fixed magnetization direction, a free layer stack, and a nonmagnetic tunnel barrier layer located between the reference layer and the free layer stack. The free layer stack has a total thickness of less than 2 nm, and contains in order, a proximal ferromagnetic layer located proximal to the nonmagnetic tunnel barrier layer, a first non-magnetic metal sub-monolayer, an intermediate ferromagnetic layer, a second non-magnetic metal sub-monolayer, and a distal ferromagnetic layer.

First claim

Opening claim text (preview).

What is claimed is: 1 . A spin-transfer torque (STT) magnetoresistive memory device, comprising: a first electrode; a second electrode; and a magnetic tunnel junction located between the first electrode and the second electrode, the magnetic tunnel junction comprising a reference layer having a fixed magnetization direction, a free layer stack, and a nonmagnetic tunnel barrier layer located between the reference layer and the free layer stack, wherein the free layer stack comprises, in order, a proximal ferromagnetic layer located proximal to the nonmagnetic tunnel barrier layer, an intermediate ferromagnetic layer, a non-magnetic metal layer, and a distal ferromagnetic layer. 2 . The STT magnetoresistive memory device of claim 1 , wherein the proximal ferromagnetic layer comprises a proximal CoFeB layer, the intermediate ferromagnetic layer comprises an intermediate CoFe layer, the non-magnetic metal layer comprises a tungsten layer, and the distal ferromagnetic layer comprises a distal CoFe layer. 3 . The STT magnetoresistive memory device of claim 2 , wherein the proximal CoFeB layer includes boron at an atomic concentration in a range from 10% to 30%, cobalt at an atomic concentration in a range from 12% to 20%, and iron at an atomic concentration in a range from 55% to 75%. 4 . The STT magnetoresistive memory device of claim 3 , wherein the intermediate CoFe layer and the distal CoFe layer include cobalt at an atomic concentration in a range from 15% to 35% and iron at an atomic concentration in a range from 70% to 85%. 5 . The STT magnetoresistive memory device of claim 2 , wherein the nonmagnetic tunnel barrier layer comprises magnesium oxide. 6 . The STT magnetoresistive memory device of claim 2 , further comprising a magnesium oxide capping layer located over the free layer stack. 7 . The STT magnetoresistive memory device of claim 6 , further comprising a non-magnetic electrically conductive layer stack comprising, from one side to another, a first ruthenium layer, a tantalum layer, and a second ruthenium layer. 8 . The STT magnetoresistive memory device of claim 2 , wherein the tungsten layer comprises a sub-monolayer. 9 . The STT magnetoresistive memory device of claim 1 , further comprising a magnesium layer located between the intermediate ferromagnetic layer and a non-magnetic metal layer. 10 . The STT magnetoresistive memory device of claim 1 , wherein: the STT magnetoresistive memory device comprises a STT MRAM cell that includes only one magnetic tunnel junction; the free layer stack has a saturation magnetization of at least about 1,500 emu/cm 3 ; and the free layer stack has a total thickness of less than 2 nm. 11 . A method of forming a spin-transfer torque (STT) magnetoresistive memory device, comprising: forming a reference layer having a fixed magnetization direction; forming a nonmagnetic tunnel barrier layer over the reference layer; and forming a free layer stack on the non-magnetic tunnel barrier layer by sequentially forming a proximal ferromagnetic layer, an intermediate ferromagnetic layer, a non-magnetic metal layer, and a distal ferromagnetic layer. 12 . The method of claim 11 , wherein the proximal ferromagnetic layer comprises a proximal CoFeB layer, the intermediate ferromagnetic layer comprises an intermediate CoFe layer, the non-magnetic metal layer comprises a tungsten layer, and the distal ferromagnetic layer comprises a distal CoFe layer. 13 . The method of claim 12 , wherein the proximal CoFeB layer includes boron at an atomic concentration in a range from 10% to 30%, cobalt at an atomic concentration in a range from 12% to 20%, and iron at an atomic concentration in a range from 55% to 75%. 14 . The method of claim 13 , wherein the intermediate CoFe layer and the distal CoFe layer include cobalt at an atomic concentration in a range from 15% to 35% and iron at an atomic concentration in a range from 70% to 85%. 15 . The method of claim 12 , wherein the nonmagnetic tunnel barrier layer comprises magnesium oxide. 16 . The method of claim 12 , further comprising a magnesium oxide capping layer located over the free layer stack. 17 . The method of claim 16 , further comprising a non-magnetic electrically conductive layer stack comprising, from one side to another, a first ruthenium layer, a tantalum layer, and a second ruthenium layer. 18 . The method of claim 12 , wherein the tungsten layer comprises a sub-monolayer. 19 . The method of claim 12 , further comprising forming a magnesium layer on a top surface of the intermediate CoFe layer. 20 . The method of claim 19 , wherein the magnesium layer is removed during formation of the tungsten layer by tungsten atoms impinging on the magnesium layer.

Assignees

Inventors

Classifications

  • Materials of the active region · CPC title

  • G11C11/161Primary

    details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell · CPC title

  • Spin-exchange coupled multilayers wherein the magnetisation of the free layer is switched by a spin-polarised current, e.g. spin torque effect · CPC title

  • for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices (spin-exchange-coupled multilayers H01F10/32) · CPC title

  • Spin-exchange-coupled multilayers comprising at least a nanooxide layer [NOL], e.g. with a NOL spacer · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2022139435A1 cover?
A spin-transfer torque (STT) magnetoresistive memory device includes a first electrode, a second electrode, and a magnetic tunnel junction located between the first electrode and the second electrode. The magnetic tunnel junction includes a reference layer having a fixed magnetization direction, a free layer stack, and a nonmagnetic tunnel barrier layer located between the reference layer and t…
Who is the assignee on this patent?
Western Digital Tech Inc
What technology area does this patent fall under?
Primary CPC classification G11C11/161. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu May 05 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).