Solid-state battery

US2022013816A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2022013816-A1
Application numberUS-202117487511-A
CountryUS
Kind codeA1
Filing dateSep 28, 2021
Priority dateMar 29, 2019
Publication dateJan 13, 2022
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A solid-state battery that includes a solid-state battery laminate having a main surface configured as a circuit forming surface; and a circuit that controls the solid-state battery on the main surface.

First claim

Opening claim text (preview).

1 . A solid-state battery comprising: a solid-state battery laminate having a main surface configured as a circuit forming surface; and a circuit that controls the solid-state battery on the main surface. 2 . The solid-state battery according to claim 1 , wherein the main surface of the solid-state battery laminate is a support surface that supports the circuit that controls the solid-state battery. 3 . The solid-state battery according to claim 1 , wherein the circuit includes at least one circuit selected from a protective circuit, a charge control circuit, a temperature control circuit, an output compensation circuit, and/or an output stabilization power supply circuit. 4 . The solid-state battery according to claim 1 , wherein an input/output terminal electrode is on the main surface of the solid-state battery laminate. 5 . The solid-state battery according to claim 4 , wherein the input/output terminal electrode is a surface mount terminal. 6 . The solid-state battery according to claim 1 , wherein an input/output terminal electrode is on a side surface of the solid-state battery laminate. 7 . The solid-state battery according to claim 6 , wherein the input/output terminal electrode is a surface mount terminal. 8 . The solid-state battery according to claim 1 , wherein the main surface of the solid-state battery laminate is an insulating layer having ion insulation properties. 9 . The solid-state battery according to claim 8 , wherein the insulating layer contains ceramics. 10 . The solid-state battery according to claim 8 , wherein the solid-state battery laminate comprises an integrally sintered body that includes a positive electrode layer, a negative electrode layer, a solid electrolyte layer interposed between the positive electrode layer and the negative electrode layer, and the insulating layer. 11 . The solid-state battery according to claim 1 , wherein the solid-state battery is a packaged solid-state battery. 12 . The solid-state battery according to claim 1 , further comprising a covering insulating layer covering the circuit. 13 . The solid-state battery according to claim 12 , wherein the covering insulating layer is stacked on the main surface. 14 . The solid-state battery according to claim 12 , wherein the covering insulating layer contains a resin material. 15 . The solid-state battery according to claim 1 , wherein the solid-state battery is a surface-mounted battery. 16 . The solid-state battery according to claim 15 , wherein the main surface having the circuit is a non-mounting surface side of the surface-mounted battery. 17 . The solid-state battery according to claim 16 , wherein the main surface is a first main surface, the circuit is a first circuit, the solid-state battery laminate has a second main surface opposite the first main surface that is a mounting surface side of the surface-mounted battery, and the solid-state battery further comprises: a second circuit that controls the solid-state battery on the second main surface. 18 . The solid-state battery according to claim 1 , wherein the main surface is a first main surface, the circuit is a first circuit, the solid-state battery laminate has a second main surface opposite the first main surface, and the solid-state battery further comprises: a second circuit that controls the solid-state battery on the second main surface. 19 . The solid-state battery according to claim 10 , wherein the positive electrode layer and the negative electrode layer in the solid-state battery laminate are layers capable of occluding and releasing lithium ions.

Assignees

Inventors

Classifications

  • Accumulators combined with arrangements for measuring, testing or indicating the condition of cells, e.g. the level or density of the electrolyte (constructional details of current conducting connections for detecting conditions inside cells or batteries, e.g. details of voltage sensing terminals, H01M50/569) · CPC title

  • Devices or arrangements for the interruption of current · CPC title

  • on the same side of the cell · CPC title

  • Smart batteries, e.g. electronic circuits inside the housing of the cells or batteries · CPC title

  • Solid materials · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2022013816A1 cover?
A solid-state battery that includes a solid-state battery laminate having a main surface configured as a circuit forming surface; and a circuit that controls the solid-state battery on the main surface.
Who is the assignee on this patent?
Murata Manufacturing Co
What technology area does this patent fall under?
Primary CPC classification H01M10/4257. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jan 13 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).