Pixel circuit and display panel
US-2024428730-A1 · Dec 26, 2024 · US
US2021407394A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2021407394-A1 |
| Application number | US-201916627371-A |
| Country | US |
| Kind code | A1 |
| Filing date | Dec 24, 2019 |
| Priority date | Dec 4, 2019 |
| Publication date | Dec 30, 2021 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A pixel driving circuit, a driving method thereof, and a display panel applied thereof, which comprise three thin film transistors are provided. A control terminal, a first terminal, and a second terminal of a first thin film transistor are respectively electrically coupled to a first node, a high preset potential, and a second node. A control terminal, a first terminal, and a second terminal of a second thin film transistor are respectively electrically connected to a scan line, the first node, and a data line. A control terminal, a first terminal, and a second terminal of a third thin film transistor are respectively electrically connected to a scan line, a third node, and the second node.
Opening claim text (preview).
What is claimed is: 1 . A pixel driving circuit, comprising: a first thin film transistor, wherein a control terminal of the first thin film transistor is electrically coupled to a first node, a first terminal of the first thin film transistor is used for connecting to a high preset potential, and a second terminal of the first thin film transistor is electrically coupled to a second node; a second thin film transistor, wherein a control terminal of the second thin film transistor is electrically coupled to a scan line, a first terminal of the second thin film transistor is electrically coupled to the first node, and a second terminal of the second thin film transistor is electrically coupled to a data line; a third thin film transistor, wherein a control terminal of the third thin film transistor is electrically coupled to the scan line, a first terminal of the third thin film transistor is electrically coupled to a third node, and a second terminal of the third thin film transistor is electrically coupled to the second node; a fourth thin film transistor, wherein a control terminal of the fourth thin film transistor receives a frequency signal, a first terminal of the fourth thin film transistor is used for connecting to a low preset potential, and a second terminal of the fourth thin film transistor is electrically coupled to the third node; a fifth thin film transistor, wherein a control terminal of the fifth thin film transistor is electrically connected to a red pixel data line, a first terminal of the fifth thin film transistor is electrically coupled to a fourth node, and a second terminal of the fifth thin film transistor is electrically coupled to the third node; a sixth thin film transistor, wherein a control terminal of the sixth thin film transistor is electrically connected to a green pixel data line, a first terminal of the sixth thin film transistor is electrically coupled to the fourth node, and a second terminal of the sixth thin film transistor is electrically coupled to the third node; a seventh thin film transistor, wherein a control terminal of the seventh thin film transistor is electrically connected to a blue pixel data line, a first terminal of the seventh thin film transistor is electrically coupled to the fourth node, and a second terminal of the seventh thin film transistor is electrically coupled to the third node; and a storage capacitor, wherein one terminal of the storage capacitor is electrically coupled to the first node, and another terminal of the storage capacitor is electrically coupled to the second node. 2 . The pixel driving circuit as claimed in claim 1 , comprising a red light-emitting diode, one terminal of the red light-emitting diode is electrically coupled to the third node, and another terminal of the red light-emitting diode is electrically coupled to the low preset potential. 3 . The pixel driving circuit as claimed in claim 1 , comprising a green light-emitting diode, one terminal of the green light-emitting diode is electrically coupled to the third node, and another terminal of the green light-emitting diode is electrically coupled to the low preset potential. 4 . The pixel driving circuit as claimed in claim 1 , comprising a blue light-emitting diode, one terminal of the blue light-emitting diode is electrically coupled to the third node, and another terminal of the blue light-emitting diode is electrically coupled to the low preset potential. 5 . A display panel, comprising a first substrate and a second substrate disposed opposite to the first substrate, wherein the first substrate comprises the pixel driving circuit as claimed in claim 1 . 6 . The display panel as claimed in claim 5 , wherein the display panel comprises a red light-emitting diode, one terminal of the red light-emitting diode is electrically coupled to the third node, and another terminal of the red light-emitting diode is electrically coupled to the low preset potential. 7 . The display panel as claimed in claim 5 , comprising a green light-emitting diode, one terminal of the green light-emitting diode is electrically coupled to the third node, and another terminal of the green light-emitting diode is electrically coupled to the low preset potential. 8 . The display panel as claimed in claim 5 , comprising a blue light-emitting diode, one terminal of the blue light-emitting diode is electrically coupled to the third node, and another terminal of the blue light-emitting diode is electrically coupled to the low preset potential. 9 . A driving method of a pixel driving circuit, comprising: providing a first thin film transistor, wherein a control terminal of the first thin film transistor is electrically coupled to a first node, a first terminal of the first thin film transistor is used for connecting to a high preset potential, and a second terminal of the first thin film transistor is electrically coupled to a second node; providing a second thin film transistor, wherein a control terminal of the second thin film transistor is electrically coupled to a scan line, a first terminal of the second thin film transistor is electrically coupled to the first node, and a second terminal of the second thin film transistor is electrically coupled to a data line; providing a third thin film transistor, wherein a control terminal of the third thin film transistor is electrically coupled to the scan line, a first terminal of the third thin film transistor is electrically coupled to a third node, and a second terminal of the third thin film transistor is electrically coupled to the second node; providing a fourth thin film transistor, wherein a control terminal of the fourth thin film transistor receives a frequency signal, a first terminal of the fourth thin film transistor is used for connecting to a low preset potential, and a second terminal of the fourth thin film transistor is electrically coupled to the third node; providing a fifth thin film transistor, wherein a control terminal of the fifth thin film transistor is electrically connected to a red pixel data line, a first terminal of the fifth thin film transistor is electrically coupled to a fourth node, and a second terminal of the fifth thin film transistor is electrically coupled to the third node; providing a sixth thin film transistor, wherein a control terminal of the sixth thin film transistor is electrically connected to a green pixel data line, a first terminal of the sixth thin film transistor is electrically coupled to the fourth node, and a second terminal of the sixth thin film transistor is electrically coupled to the third node; providing a seventh thin film transistor, wherein a control terminal of the seventh thin film transistor is electrically connected to a blue pixel data line, a first terminal of the seventh thin film transistor is electrically coupled to the fourth node, and a second terminal of the seventh thin film transistor is electrically coupled to the third node; and providing a storage capacitor, wherein one terminal of the storage capacitor is electrically coupled to the first node, and another terminal of the storage capacitor is electrically coupled to the second node. 10 . The driving method of the pixel driving circuit as claimed in claim 9 , comprising providing a red light-emitting diode, wherein one terminal of the red light-emitting diode is electrically coupled to the third node, and another terminal of the red light-emitting diode is electrically coupled to the low preset potential. 11 . The driving method of the pixel driving circuit as claimed in claim 9 , comprising providing a green light-emitting diode, wherein one terminal of the green light-emitting diode is e
Field-sequential colour display · CPC title
Sub-multiplexed active matrix panel, i.e. wherein one active driving circuit is used at pixel level for multiple image producing elements · CPC title
Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components · CPC title
with pixel circuitry controlling the current through the light-emitting element · CPC title
using an active matrix · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.