Charge-cycle control for burst-mode dc-dc converters
US-2021211055-A1 · Jul 8, 2021 · US
US2021391784A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2021391784-A1 |
| Application number | US-201917287422-A |
| Country | US |
| Kind code | A1 |
| Filing date | Oct 23, 2019 |
| Priority date | Oct 26, 2018 |
| Publication date | Dec 16, 2021 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An improved method for zero-voltage switching (ZVS) of a voltage-fed half-bridge using a variable dead band is provided. The duration of the dead band is determined dynamically and is precisely long enough to ensure the absence of shoot-through events while also minimizing or eliminating switching losses and reverse conduction losses. The method generally includes: (a) calculating the equivalent capacitance as seen by the current source charging the midpoint of the half-bridge; (b) calculating the ZVS charge requirement based on the link voltage and the equivalent capacitance; (c) calculating the charge delivered by the current source over time during a dead band vector, equating the result to the ZVS charge requirement, and solving for the ZVS time requirement at each commutation point over the switching cycle; and (d) updating the dead bands for each commutation of each half-bridge in the switched-mode power converter.
Opening claim text (preview).
1 . A method comprising: providing a switch mode power converter including a voltage source outputting a DC rail voltage, a half-bridge having first and second switches and a midpoint node, and a controller; determining, by the controller, a zero-voltage-switching dead band in which the first and second switches are closed, wherein determining the zero-voltage-switching dead band includes: calculating a zero-voltage-switching charge requirement (Q ZVS ) for moving a voltage at the midpoint node from 0V to the DC rail voltage, calculating the average current (I(T ZVS )), at the midpoint node during deactivation of the first switch and deactivation of the second switch, and determining the time interval (T ZVS ) for zero-voltage-switching based on a quotient of the zero-voltage-switching charge requirement (Q ZVS ) and the average current (I(T ZVS )); providing, by the controller, switching control signals to the first and second switches for generating an AC output, wherein a time interval between deactivation of the first switch and activation of the second switch is at least equal to the zero-voltage-switching dead band. 2 . The method of claim 1 wherein determining the zero-voltage-switching dead band is in response to a detected change in input current to the midpoint node of the half-bridge. 3 . The method of claim 1 wherein determining the zero-voltage-switching dead band is in response to a detected change in the DC rail voltage. 4 . The method of claim 1 wherein calculating a zero-voltage-switching charge requirement (Q ZVS ) is based on an equivalent capacitance at the midpoint node in which an input current is kept constant or a voltage across the half-bridge is kept constant. 5 . The method of claim 4 wherein the equivalent capacitance includes a parasitic capacitance, a winding capacitance, and a switch capacitance. 6 . The method of claim 1 further including storing the zero-voltage-switching dead band to non-transitory computer readable memory. 7 . The method of claim 1 wherein the half bridge is one of a plurality of half bridges of the switch mode power converter, the method further including determining, by the controller, the zero-voltage-switching dead band for each of the plurality of half bridges. 8 . The method of claim 1 wherein the time interval is equal to the zero-voltage-switching dead band. 9 . The method of claim 1 wherein the time interval is equal to the zero-voltage-switching dead band and a buffer period, the buffer period being between 1% and 10% of the dead band. 10 . A switch mode power converter comprising: a direct-current voltage source for providing a DC rail voltage; a half-bridge connected in parallel with the direct current voltage source, the half-bridge including first and second switches and a midpoint node; and a controller operable to provide switching control signals to the first and second switches and operable to adjust a time interval between deactivation of the first switch and activation of the second switch, wherein controller determines the time interval by: calculating a zero-voltage-switching charge requirement (Q ZVS ) for moving a voltage at the midpoint node from 0V to the DC rail voltage, calculating the average current (I(T ZVS )), at the midpoint node during deactivation of the first switch and deactivation of the second switch, and determining the time interval (T ZVS ) for zero-voltage-switching based on quotient of the zero-voltage-switching charge requirement (Q ZVS ) and the average current (I(T ZVS )). 11 . The switch mode power converter of claim 10 wherein the controller determines the time interval in response to a detected change in input current to the midpoint node of the half-bridge. 12 . The switch mode power converter of claim 10 wherein the controller determines the time interval in response to a detected change in the DC rail voltage. 13 . The switch mode power converter of claim 10 wherein calculating a zero-voltage-switching charge requirement (Q ZVS ) is based on an equivalent capacitance at the midpoint node in which an input current is kept constant or a voltage across the half-bridge is kept constant. 14 . The switch mode power converter of claim 10 further including a second half-bridge including a third switch and a fourth switch, the controller being operable to adjust a time interval between deactivation of the third switch and activation of the fourth switch. 15 . The switch mode power converter of claim 10 wherein the half bridge forms part of a full bridge DC to AC inverter.
Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes · CPC title
Half-bridge at primary side of an isolation transformer · CPC title
Resonant DC/DC converters · CPC title
in a bridge configuration · CPC title
Means for preventing simultaneous conduction of switches · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.