Compact timestamp, encoders and decoders that implement the same, and related devices, systems and methods

US2021368030A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2021368030-A1
Application numberUS-202117444248-A
CountryUS
Kind codeA1
Filing dateAug 2, 2021
Priority dateMar 9, 2018
Publication dateNov 25, 2021
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Compact timestamps and related methods, systems and devices are described. An encoder is configured to generate compact timestamps of the disclosure by sampling states of linear feedback shift registers (LFSRs). A decoder may be configured to determine timing information responsive to the compact timestamps.

First claim

Opening claim text (preview).

1 . A decoder for recovering timing information for relating data, the decoder comprising: a memory configured to store event reports associated with a number of event intervals, each of the event reports comprising at least data and N y bit timing data; a processor configured to: recover an N bit timing data responsive to a number m of N y bit timing data, wherein N y is <N; and determine timing information responsive to the recovered N bit timing data. 2 . The decoder of claim 1 , wherein the event report is an event record, and the event interval is associated with an operation of an embedded system or a time period of operation of the embedded system. 3 . The decoder of claim 1 , wherein the event report is a message, and the event interval is a data transmission interval. 4 . The decoder of claim 1 , wherein the processor is configured to recover the N bit timing data and determine the timing information responsive to a priori information about a reporting system generating the event reports. 5 . The decoder of claim 4 , wherein the processor is further configured to use more or less a priori information responsive to a confidence that the reporting system is operating according to the a priori information. 6 . The decoder of claim 5 , wherein the processor is configured to perform confidence increasing operations selected to increase the confidence that the reporting system is operating according to the a priori information. 7 . The decoder of claim 6 , wherein the confidence increasing operations comprise using one or more confidence timing data in addition to the number m of N y bit timing data. 8 . The decoder of claim 6 , wherein the confidence increasing operations comprise using a stored N y bit timing data and replacing at least one N y bit timing data of the number m of N y bit timing data with a stored N y bit timing data. 9 . The decoder of claim 4 , wherein the processor is configured to discard at least some of the received N y bit timing data responsive to failing to increase the confidence that the reporting system is operating according to the a priori information within a defined period. 10 . The decoder of claim 9 , wherein the a priori information comprises one or more of redundancy, reporting interval, past history, and combinations thereof. 11 . The decoder of claim 10 , wherein past history comprises previously received timing data. 12 . The decoder of claim 1 , wherein the processor is configured to determine timing information responsive to a discrete logarithm and a number of received N y bit timing data. 13 . The decoder of claim 1 , wherein the processor is configured to provide a released report to a data consumer, the released report comprising a data of a received report and timing information corresponding to the N y bit timing data of the received report. 14 . The decoder of claim 1 , wherein the memory is configured to store one or more event log files that include the event reports. 15 . The decoder of claim 1 , further comprising a communication interface configured to receive messages, wherein the messages comprise the event reports. 16 . A method of recovering timing information for relating data, the method comprising: receiving and storing event reports, each of the event reports comprising data and N y bit timing data; recovering at least one N bit timing data responsive to a number m of N y bit timing data, wherein N>N y ; and determining timing information responsive to the recovered N bit timing data. 17 . The method of claim 16 , wherein receiving and storing event reports comprises retrieving records from event log files, the records associated with an operation of embedded system or a time period of operation of the embedded system. 18 . The method of claim 16 , wherein receiving and storing event reports comprises receiving and storing messages received over a data transmission. 19 . The method of claim 16 , further comprising recovering the at least one N bit timing data and determining at least one timing information responsive to a priori information about a data transmission system. 20 . The method of claim 19 , further comprising using more or less a priori knowledge about the data transmission system responsive to confidence that the data transmission system is operating according to the a priori information. 21 . The method of claim 20 , further comprising performing confidence increasing operations selected to increase the confidence associated with the data transmission. 22 . The method of claim 21 , further comprising performing the confidence increasing operations using one or more confidence timing data in addition to the number m of N y bit timing data. 23 . The method of claim 22 , wherein performing the confidence increasing operations comprises: matching at least one received N y bit timing data and a pre-calculated N y bit timing data; and selecting a pre-calculated N bit timing data associated with the pre-calculated N y bit timing data. 24 . The method of claim 21 , further comprising discarding at least some of the received N y bit timing data associated upon failing to increase the confidence that the data transmission system is operating according to the a priori information within a defined period. 25 . The method of claim 16 , further comprising determining timing information responsive to a discrete logarithm and a number of received N y bit timing data. 26 . The method of claim 16 , further comprising providing a released message to a data consumer, the released messages comprising a data payload of a received message and timing information corresponding to the N y bit timing data of the received message. 27 . A method for relating monitoring data about a monitored system with system data from the monitored system, the method comprising: receiving system data messages, each system data message comprising system data and first timing data; receiving monitoring data messages, each monitoring data message comprising monitoring data and second timing data; recovering first timing information responsive to first timing data received in one or more system data messages of the received system data messages; recovering second timing information responsive to second timing data received in one or more monitoring data messages of the received monitoring data messages; and relating at least one system data and at least one monitoring data responsive to the first timing information and the second timing information.

Assignees

Inventors

Classifications

  • Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics · CPC title

  • Arrangements in telecontrol or telemetry systems for selectively calling a substation from a main station, in which substation desired apparatus is selected for applying a control signal thereto or for obtaining measured values therefrom · CPC title

  • H04J3/067Primary

    Details of the timestamp structure · CPC title

  • H04L69/28Primary

    Timers or timing mechanisms used in protocols · CPC title

  • Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] {(modulation codes H03M13/31)} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2021368030A1 cover?
Compact timestamps and related methods, systems and devices are described. An encoder is configured to generate compact timestamps of the disclosure by sampling states of linear feedback shift registers (LFSRs). A decoder may be configured to determine timing information responsive to the compact timestamps.
Who is the assignee on this patent?
Microchip Tech Inc
What technology area does this patent fall under?
Primary CPC classification H04J3/067. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Nov 25 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).