Active matrix substrate and liquid crystal display device
US-2024377690-A1 · Nov 14, 2024 · US
Display apparatus
US2021335970A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2021335970-A1 |
| Application number | US-202117370815-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jul 8, 2021 |
| Priority date | Aug 5, 2014 |
| Publication date | Oct 28, 2021 |
| Grant date | — |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A display apparatus includes: a thin-film transistor including a source electrode, a drain electrode, and a gate electrode; a data line in a layer different from the source electrode, the drain electrode, and the gate electrode, wherein the data line is configured to transmit a data signal; and a shield layer between the data line and a component of the thin-film transistor.
First claim
Opening claim text (preview).
What is claimed is: 1 . A display apparatus comprising: a semiconductor layer comprising a first semiconductor layer and a second semiconductor layer; a first thin-film transistor comprising the first semiconductor layer; a capacitor comprising a first electrode layer and a second electrode layer overlapping the first electrode layer, the first electrode layer overlapping the first semiconductor layer; and a second thin-film transistor comprising the second semiconductor layer, the second semiconductor layer being electrically connected to the first electrode layer, a first scan line overlapping a part of the second semiconductor layer; an initialization voltage line electrically connected to the second thin-film transistor; a first connecting unit electrically connected to the second semiconductor layer and the initialization voltage line; a first contact hole and a second contact hole in at least one insulating layer between the second semiconductor layer and the first connecting unit; and a first pixel electrode, wherein the first scan line is between the first contact hole and the second contact hole in a plan view, and wherein the first contact hole overlaps the second semiconductor layer, and the first connecting unit electrically connected to the second semiconductor layer through the first contact hole, and wherein the second contact hole overlaps a part of the semiconductor layer extended from the second semiconductor layer, and the first pixel electrode is electrically connected to the semiconductor layer through the second contact hole.
Assignees
Inventors
Classifications
Multilayer wirings · CPC title
Shield electrodes · CPC title
Storage capacitors associated with the pixel electrode · CPC title
wherein the TFTs are in active matrices · CPC title
- H10D86/441Primary
Interconnections, e.g. scanning lines · CPC title
Patent family
Related publications grouped by family.
External sources
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US2021335970A1 cover?
- A display apparatus includes: a thin-film transistor including a source electrode, a drain electrode, and a gate electrode; a data line in a layer different from the source electrode, the drain electrode, and the gate electrode, wherein the data line is configured to transmit a data signal; and a shield layer between the data line and a component of the thin-film transistor.
- Who is the assignee on this patent?
- Samsung Display Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification H10D86/441. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Thu Oct 28 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).