Error rate measuring apparatus and error counting method

US2021286662A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2021286662-A1
Application numberUS-202117170041-A
CountryUS
Kind codeA1
Filing dateFeb 8, 2021
Priority dateMar 13, 2020
Publication dateSep 16, 2021
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An error rate measuring apparatus includes an operation unit that sets one Codeword length and one FEC Symbol length of FEC according to a communication standard of a device under test, data division means for dividing symbol string data obtained by converting a signal received from the device under test into MSB data and LSB data, a data comparison unit that compares each of the divided MSB data and LSB data with error data to detect MSB errors and LSB errors of each one Codeword length, and detects FEC Symbol Errors of each of the MSB data and the LSB data at one FEC Symbol interval, and error counting means for counting the detected MSB errors and LSB errors, and counting the FEC Symbol Errors.

First claim

Opening claim text (preview).

What is claimed is: 1 . An error rate measuring apparatus that inputs a non return to zero (NRZ) signal of a known pattern as a test signal to a device under test W, receives a signal from the device under test compliant with the input of the test signal, and measures whether or not a forward error correction (FEC) operation of the device under test is possible based on a comparison result of the signal received from the device under test and the test signal, the error rate measuring apparatus comprising: an operation unit that sets one Codeword length and one FEC Symbol length of the FEC according to a communication standard of the device under test; a data comparison unit that compares bit string data obtained by converting the signal received from the device under test with predetermined error data to detect errors of each one Codeword length, and detects FEC Symbol Errors of the bit string data at one FEC Symbol interval; and error counting means for counting the number of errors and the number of FEC Symbol Errors of each one Codeword length detected by the data comparison unit. 2 . An error rate measuring apparatus comprising: an operation unit that sets one Codeword length and one FEC Symbol length of the FEC according to a communication standard of the device under test; data division means for dividing symbol string data obtained by converting the signal received from the device under test into most significant bit (MSB) string data and least significant bit (LSB) string data; a data comparison unit that compares each of the most significant bit string data and the least significant bit string data divided by the data division means with predetermined error data to detect most significant bit errors and least significant bit errors of each one Codeword length and detects FEC Symbol Errors of each of the most significant bit string data and the least significant bit string data at the one FEC Symbol interval; and error counting means for counting the number of most significant bit errors and the number of least significant bit errors, and the number of FEC Symbol Errors detected by the data comparison unit. 3 . The error rate measuring apparatus according to claim 1 , further comprising: a display unit that displays an error rate and an error count value based on a result of the counting. 4 . The error rate measuring apparatus according to claim 2 , further comprising: a display unit that displays an error rate and an error count value based on a result of the counting. 5 . An error counting method for an error rate measuring apparatus that inputs a non return to zero (NRZ) signal of a known pattern as a test signal to a device under test W, receives a signal from the device under test compliant with the input of the test signal, and measures whether or not a forward error correction (FEC) operation of the device under test is possible based on a comparison result of the signal received from the device under test and the test signal, the error counting method comprising: a step of setting one Codeword length and one FEC Symbol length of the FEC according to a communication standard of the device under test; a step of comparing bit string data obtained by converting the signal received from the device under test with predetermined error data to detect errors of each one Codeword length, and detecting FEC Symbol Errors of the bit string data at one FEC Symbol interval; and a step of counting the number of detected errors and the number of detected FEC Symbol Errors of each one Codeword length. 6 . An error counting method for an error rate measuring apparatus that inputs a pulse amplitude modulation 4 (PAM4) signal of a known pattern as a test signal to a device under test W, receives a signal from the device under test compliant with the input of the test signal, and measures whether or not a forward error correction (FEC) operation of the device under test is possible based on a comparison result of the signal received from the device under test and the test signal, the error counting method comprising: a step of setting one Codeword length and one FEC Symbol length of the FEC according to a communication standard of the device under test; a step of dividing symbol string data obtained by converting the signal received from the device under test into most significant bit (MSB) string data and least significant bit (LSB) string data; a step of comparing each of the divided most significant bit string data and least significant bit string data with predetermined error data to detect most significant bit errors and least significant bit errors of each one Codeword length, and detecting FEC Symbol Errors of each of the most significant bit string data and the least significant bit string data at one FEC Symbol interval; and a step of counting the number of detected most significant bit errors and the number of detected least significant bit errors, and the number of detected FEC Symbol Errors. 7 . The error counting method for an error rate measuring apparatus according to claim 5 , further comprising: a step of displaying an error rate and an error count value based on a result of the counting. 8 . The error counting method for an error rate measuring apparatus according to claim 6 , further comprising: a step of displaying an error rate and an error count value based on a result of the counting.

Assignees

Inventors

Classifications

  • using arrangements adapted for a specific error detection or correction feature · CPC title

  • G06F11/076Primary

    by exceeding a count or rate limit, e.g. word- or bit count limit · CPC title

  • Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers · CPC title

  • for error or online/offline status · CPC title

  • Generation of test inputs, e.g. test vectors, patterns or sequences {; with adaptation of the tested hardware for testability with external testers} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2021286662A1 cover?
An error rate measuring apparatus includes an operation unit that sets one Codeword length and one FEC Symbol length of FEC according to a communication standard of a device under test, data division means for dividing symbol string data obtained by converting a signal received from the device under test into MSB data and LSB data, a data comparison unit that compares each of the divided MSB da…
Who is the assignee on this patent?
Anritsu Corp
What technology area does this patent fall under?
Primary CPC classification G06F11/076. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Sep 16 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).