Automated hardware for input/output (i/o) test regression apparatus

US2021248051A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2021248051-A1
Application numberUS-202016788763-A
CountryUS
Kind codeA1
Filing dateFeb 12, 2020
Priority dateFeb 12, 2020
Publication dateAug 12, 2021
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A test apparatus is provided for use with a mainframe and an adapter. The test apparatus includes a logical adapter interface unit and a control system. The logical adapter interface unit is interposable between the adapter and the mainframe whereby an I/O signal transmittable from the adapter and to the mainframe is transmitted through the logical adapter interface unit. The logical adapter interface unit is configured to manipulate the I/O signal. The control system is coupled to the logical adapter interface unit and the mainframe and is configured to control manipulations of the I/O signal by the logical adapter interface unit to mimic a condition of I/O traffic being run through the adapter and to log a response of the mainframe to the manipulations.

First claim

Opening claim text (preview).

What is claimed is: 1 . A test apparatus for use with a mainframe and an adapter, the test apparatus comprising: a logical adapter interface unit interposable between the adapter and the mainframe whereby an input/output (I/O) signal transmittable from the adapter to the mainframe is transmitted through the logical adapter interface unit, the logical adapter interface unit being configured to manipulate the I/O signal; and a control system coupled to the logical adapter interface unit and the mainframe and configured to control manipulations of the I/O signal by the logical adapter interface unit to mimic a condition of I/O traffic being run through the adapter and to log a response of the mainframe to the manipulations. 2 . The test apparatus according to claim 1 , wherein the logical adapter interface unit comprises: an adapter interface which is connectable with the adapter; and a logic controller which is connectable with the mainframe, wherein the control system is coupled to the adapter interface and the logic controller in parallel with a direct connection between the adapter interface and the logic controller. 3 . The test apparatus according to claim 1 , wherein the control system comprises: a programming interface coupled to the logical adapter interface unit and configured to control the manipulations of the I/O signal by the logical adapter interface unit to mimic the condition of the I/O traffic; and a service element coupled to the mainframe and configured to log the response of the mainframe to the manipulations. 4 . The test apparatus according to claim 3 , wherein the manipulations of the I/O signal comprise insertions of errors into the I/O signal. 5 . The test apparatus according to claim 3 , wherein the programming interface is further configured to: define one or more conditions of the I/O traffic; identify the manipulations which optimally mimic each of the one or more of the conditions of the I/O traffic; and cause the logical adapter interface unit to execute the manipulations which optimally mimic each of the one or more of the conditions of the I/O traffic in sequence. 6 . The test apparatus according to claim 5 , wherein: the one or more conditions of the I/O traffic are time-variant such that the manipulations change over time, and the programming interface is further configured to identify changes to the manipulations over time. 7 . The test apparatus according to claim 3 , wherein the service element is further configured to: associate logged responses of the mainframe to the condition of the I/O traffic being mimicked; and generate a database, which is accessible to a user of the mainframe, in accordance with associations between the logged responses of the mainframe to the condition of the I/O traffic being mimicked. 8 . The test apparatus according to claim 3 , wherein the service element is further configured to upload code to the mainframe whereby the mainframe is configured to compensate for the response of the mainframe to the manipulations. 9 . An input/output (I/O) test apparatus, comprising: a mainframe; an adapter through which I/O traffic is run such that the adapter generates an I/O signal for transmission to the mainframe; a logical adapter interface unit interposable between the adapter and the mainframe whereby the I/O signal is transmittable from the adapter to the mainframe through the logical adapter interface unit, the logical adapter interface unit being configured to manipulate the I/O signal; and a control system coupled to the logical adapter interface unit and the mainframe and configured to control manipulations of the I/O signal by the logical adapter interface unit to mimic a condition of the I/O traffic and to log a response of the mainframe to the manipulations. 10 . The I/O test apparatus according to claim 9 , wherein: the adapter comprises one or more physical adapters and the logical adapter interface unit is interposable between each of the one or more physical adapters and the mainframe, and the I/O test apparatus further comprises multiple external sources of one or more types and each of the one or more physical adapters is receptive of the I/O traffic from the multiple external sources of the one or more types. 11 . The I/O test apparatus according to claim 9 , wherein the logical adapter interface unit comprises: an adapter interface which is connectable with the adapter; and a logic controller which is connectable with the mainframe, wherein the control system is coupled to the adapter interface and the logic controller in parallel with a direct connection between the adapter interface and the logic controller. 12 . The I/O test apparatus according to claim 9 , wherein the control system comprises: a programming interface coupled to the logical adapter interface unit and configured to control the manipulations of the I/O signal by the logical adapter interface unit to mimic the condition of the I/O traffic; and a service element coupled to the mainframe and configured to log the response of the mainframe to the manipulations. 13 . The I/O test apparatus according to claim 12 , wherein the service element is further configured to: associate logged responses of the mainframe to the condition of the I/O traffic being mimicked; generate a database, which is accessible to a user of the mainframe, in accordance with associations between the logged responses of the mainframe to the condition of the I/O traffic being mimicked; and upload code to the mainframe whereby the mainframe is configured to compensate for the response of the mainframe to the manipulations. 14 . The I/O test apparatus according to claim 9 , further comprising a robotic tester, which is supportive of the logical adapter interface unit and the control system and movable relative to the mainframe and the adapter, wherein the robotic tester is configured to connect and disconnect the logical adapter interface unit to and from each of the mainframe and the adapter and to couple and decouple the control system to and from the mainframe. 15 . A method of operating an input/output (I/O) test apparatus in which a logical adapter interface unit is interposed between an adapter and a mainframe, the method comprising: running I/O traffic through the adapter such that the adapter generates an I/O signal for transmission to the mainframe; controlling manipulations of the I/O signal by the logical adapter interface unit to mimic a condition of the I/O traffic; and logging a response of the mainframe to the manipulations. 16 . The method according to claim 15 , wherein the manipulations of the I/O signal comprise insertions of errors into the I/O signal. 17 . The method according to claim 15 , wherein the controlling of the manipulations comprises: defining one or more conditions of the I/O traffic; identifying the manipulations which optimally mimic each of the one or more of the conditions of the I/O traffic; and causing the logical adapter interface unit to execute the manipulations which optimally mimic each of the one or more of the conditions of the I/O traffic in sequence. 18 . The method according to claim 17 , wherein: the one or more conditions of the I/O traffic are time-variant such that the manipulations change over time, and the identifying of the manipulations comprises identifying changes to the manipulations over time. 19 . The method according to claim 15 , further comprising: associating logged response

Assignees

Inventors

Classifications

  • for access to input/output bus · CPC title

  • Test interface between tester and unit under test · CPC title

  • Logging of test results · CPC title

  • to test buses, lines or interfaces, e.g. stuck-at or open line faults · CPC title

  • Input or output aspects · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2021248051A1 cover?
A test apparatus is provided for use with a mainframe and an adapter. The test apparatus includes a logical adapter interface unit and a control system. The logical adapter interface unit is interposable between the adapter and the mainframe whereby an I/O signal transmittable from the adapter and to the mainframe is transmitted through the logical adapter interface unit. The logical adapter in…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G06F11/2733. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Aug 12 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).