All-solid-state battery
US-2022029169-A1 · Jan 27, 2022 · US
All solid battery and manufacturing method of the same
US2021203005A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2021203005-A1 |
| Application number | US-202017108887-A |
| Country | US |
| Kind code | A1 |
| Filing date | Dec 1, 2020 |
| Priority date | Dec 27, 2019 |
| Publication date | Jul 1, 2021 |
| Grant date | — |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An all solid battery includes a multilayer chip in which each of a plurality of solid electrolyte layers including solid electrolyte and each of a plurality of internal electrodes including an electrode active material are alternately stacked, the multilayer chip having a rectangular parallelepiped shape, the plurality of internal electrodes being alternately exposed to two side faces of the multilayer chip other than two end faces of a stacking direction of the multilayer chip, and a pair of external electrodes that contacts the two side faces and include solid electrolyte.
First claim
Opening claim text (preview).
What is claimed is: 1 . An all solid battery comprising: a multilayer chip in which each of a plurality of solid electrolyte layers including solid electrolyte and each of a plurality of internal electrodes including an electrode active material are alternately stacked, the multilayer chip having a rectangular parallelepiped shape, the plurality of internal electrodes being alternately exposed to two side faces of the multilayer chip other than two end faces of a stacking direction of the multilayer chip; and a pair of external electrodes that contacts the two side faces and include solid electrolyte. 2 . The all solid battery as claimed in claim 1 , wherein the solid electrolyte of the pair of external electrodes has a same crystal structure as that of the solid electrolyte of the plurality of solid electrolyte layers. 3 . The all solid battery as claimed in claim 1 , wherein the solid electrolyte of the pair of external electrodes and the solid electrolyte of the plurality of solid electrolyte layers have a NASICON structure. 4 . The all solid battery as claimed in claim 1 , wherein the pair of external electrodes include a carbon material, a metal material or an alloy material, as a conductive auxiliary material. 5 . The all solid battery as claimed in claim 1 , wherein the solid electrolyte of the external electrodes includes a same metal component elements as at least one metal component element of the multilayer chip, wherein a concentration of the same metal component elements gradually decreases from inside of the multilayer chip to inside of at least one of the external electrodes. 6 . The all solid battery as claimed in claim 5 , wherein the solid electrolyte of the external electrode is solid electrolyte having a same metal component elements as at least one of the metal component elements of the solid electrolyte layer. 7 . The all solid battery as claimed in claim 5 , wherein a concentration of the same metal component element of an external surface of at least one of the pair of external electrodes is smaller than the concentration of the same metal component element at an interface of at least one of the pair of external electrodes and the multilayer chip, wherein a plated layer is provided on the external surface. 8 . A manufacturing method of an all solid battery comprising: preparing a multilayer structure in which each of a plurality of green sheets including solid electrolyte powder and each of a plurality of paste patterns for electrode layers including an electrode active material are alternately stacked, the multilayer structure having a rectangular parallelepiped shape, each of the plurality of paste patterns for electrodes is alternately exposed to two side faces of the multilayer structure other than two end faces of a stacking direction of the multilayer structure; providing paste for external electrode including a conductive auxiliary material and solid electrolyte powder, on the two side faces; and firing the multilayer structure after proving the paste for external electrode. 9 . A manufacturing method of an all solid battery comprising: preparing a multilayer chip in which each of a plurality of solid electrolyte layers including solid electrolyte and each of a plurality of internal electrodes including an electrode active material are alternately stacked, the multilayer chip having a rectangular parallelepiped shape, the plurality of internal electrodes being alternately exposed to two side faces of the multilayer chip other than two end faces of a stacking direction of the multilayer chip; providing paste for external electrode including a conductive auxiliary material and solid electrolyte powder, on the two side faces; and firing the paste for external electrode.
Assignees
Inventors
Classifications
Energy storage using batteries · CPC title
Manufacturing or production processes characterised by the final manufactured product · CPC title
Li-accumulators · CPC title
formed by the casing of the cells (cup shaped terminals adapted for cells having curved cross-section H01M50/56) · CPC title
characterised by the material · CPC title
Patent family
Related publications grouped by family.
External sources
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US2021203005A1 cover?
- An all solid battery includes a multilayer chip in which each of a plurality of solid electrolyte layers including solid electrolyte and each of a plurality of internal electrodes including an electrode active material are alternately stacked, the multilayer chip having a rectangular parallelepiped shape, the plurality of internal electrodes being alternately exposed to two side faces of the mu…
- Who is the assignee on this patent?
- Taiyo Yuden Kk
- What technology area does this patent fall under?
- Primary CPC classification H01M10/0585. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Thu Jul 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).