Pixel circuit and display panel
US-2024428730-A1 · Dec 26, 2024 · US
US2021201819A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2021201819-A1 |
| Application number | US-202017115608-A |
| Country | US |
| Kind code | A1 |
| Filing date | Dec 8, 2020 |
| Priority date | Dec 30, 2019 |
| Publication date | Jul 1, 2021 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
According to an embodiment of the present disclosure, a method for controlling a display device includes inputting frame data for each frame input period of a vertical synchronization signal, accumulating stress data for some pixels in predetermined accumulation units based on the frame data for each blank period of the vertical synchronization signal, accumulating an input time of the frame data, calculating a correction gain value for correcting the accumulated stress data based on the input time accumulated when the accumulation of the stress data is completed for all pixels, correcting the accumulated stress data based on the correction gain value, and storing the corrected accumulated stress data.
Opening claim text (preview).
What is claimed is: 1 . A method for controlling a display device, comprising: inputting frame data for each frame input period of a vertical synchronization signal; accumulating stress data for some pixels of the display device in predetermined accumulation units based on the frame data for each blank period of the vertical synchronization signal; accumulating an input time of the frame data; calculating a correction gain value for correcting the accumulated stress data based on the input time accumulated when the accumulation of the stress data for all pixels is completed; correcting the accumulated stress data based on the correction gain value; and storing the corrected accumulated stress data. 2 . The method for controlling the display device of claim 1 , wherein accumulating the stress data for some pixels in predetermined accumulation units based on the frame data for each blank period of the vertical synchronization signal includes: accumulating the stress data in N horizontal line units, where N is a natural number. 3 . The method for controlling the display device of claim 1 , wherein calculating the correction gain value includes: determining a value obtained by dividing a predetermined standard accumulation time by the accumulated input time as the correction gain value. 4 . The method for controlling the display device of claim 1 , wherein correcting the accumulated stress data based on the correction gain value includes: correcting the accumulated stress data by multiplying the accumulated stress data by the correction gain value. 5 . The method for controlling the display device of claim 1 , wherein the stress data for all pixels is accumulated in units of frames. 6 . The method for controlling the display device of claim 1 , wherein a length of the frame input period of the vertical synchronization signal varies depending on a refresh rate of the display device. 7 . The method for controlling the display device of claim 6 , wherein the refresh rate of the display device is fixed to have a same length of the frame input period of the vertical synchronization signal. 8 . The method for controlling the display device of claim 6 , wherein the refresh rate of the display device is varied to have a different length of the frame input period of the vertical synchronization signal. 9 . A display device, comprising: a display panel having thereon a plurality of pixels; a data driver configured to drive a data line of the display panel; a gate driver configured to drive a gate line of the display panel; and a timing controller configured to control driving of each of the data driver and the gate driver, wherein the timing controller is configured to receive a vertical synchronization signal including at least one frame input period and at least one blank period, wherein the timing controller is configured to be inputted with frame data for each frame input period of the vertical synchronization signal, accumulate stress data for some pixels among the plurality of pixels in predetermined accumulation units based on the frame data for each blank period of the vertical synchronization signal, accumulate an input time of the frame data, and calculate a correction gain value for correcting the accumulated stress data based on the input time accumulated when the accumulation of the stress data is completed for all pixels. 10 . The display device of claim 9 , wherein the timing controller is further configured to correct the accumulated stress data based on the correction gain value, and store the corrected accumulated stress data. 11 . The display device of claim 10 , wherein the timing controller is configured to accumulate the stress data in N horizontal line units based on the frame data for each blank period of the vertical synchronization signal, where N is a natural number. 12 . The display device of claim 10 , wherein the timing controller is configured to determine, as the correction gain value, a value obtained by dividing a predetermined standard accumulation time by the accumulated input time. 13 . The display device of claim 10 , wherein the timing controller is configured to correct the accumulated stress data by multiplying the accumulated stress data by the correction gain value. 14 . The display device of claim 10 , wherein the stress data for all pixels is accumulated in units of frames. 15 . The display device of claim 10 , wherein a length of the frame input period of the vertical synchronization signal varies depending on a refresh rate of the display device. 16 . The display device of claim 15 , wherein the refresh rate of the display device is fixed to have a same length of the frame input period of the vertical synchronization signal. 17 . The display device of claim 15 , wherein the refresh rate of the display device is varied to have a different length of the frame input period of the vertical synchronization signal.
using an active matrix · CPC title
using tables for spatial correction of display data · CPC title
with pixel circuitry controlling the current through the light-emitting element · CPC title
Change or adaptation of the frame rate of the video stream · CPC title
using evaluation of the usage time · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.