Display apparatus
US-2024414942-A1 · Dec 12, 2024 · US
US2021135010A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2021135010-A1 |
| Application number | US-202017011385-A |
| Country | US |
| Kind code | A1 |
| Filing date | Sep 3, 2020 |
| Priority date | Oct 31, 2019 |
| Publication date | May 6, 2021 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A novel semiconductor device is provided. A component extending in a first direction, and a first conductor and a second conductor extending in a second direction are provided. The component includes a third conductor, a first insulator, a first semiconductor, and a second insulator. In a first intersection portion of the component and the first conductor, the first insulator, the first semiconductor, the second insulator, a second semiconductor, and a third insulator are provided concentrically. In a second intersection portion of the component and the second conductor, the first insulator, the first semiconductor, the second insulator, a fourth conductor, and a fourth insulator are provided concentrically around the third conductor.
Opening claim text (preview).
What is claimed is: 1 . A semiconductor device comprising: a component extending in a first direction; a first conductor extending in a second direction; and a second conductor extending in the second direction, wherein the component comprises: a third conductor extending in the first direction; a first insulator adjacent to the third conductor; a first semiconductor adjacent to the first insulator; and a second insulator adjacent to the first semiconductor, wherein in a first intersection portion where the component and the first conductor cross each other, the semiconductor device comprises, between the component and the first conductor: a second semiconductor adjacent to the second insulator; and a third insulator adjacent to the second semiconductor, wherein in a second intersection portion where the component and the second conductor cross each other, the component comprises: a fourth conductor adjacent to the second insulator; and a fourth insulator adjacent to the fourth conductor, wherein in the first intersection portion, the first insulator, the first semiconductor, the second insulator, the second semiconductor, and the third insulator are provided concentrically around the third conductor, and wherein in the second intersection portion, the first insulator, the first semiconductor, the second insulator, the fourth conductor, and the fourth insulator are provided concentrically around the third conductor. 2 . The semiconductor device according to claim 1 , wherein the first direction is orthogonal to the second direction. 3 . The semiconductor device according to claim 1 , wherein the first intersection portion functions as a first transistor, and wherein the second intersection portion functions as a second transistor and a capacitor. 4 . The semiconductor device according to claim 1 , wherein the first semiconductor is an oxide semiconductor. 5 . The semiconductor device according to claim 4 , wherein the oxide semiconductor comprises at least one of indium and zinc. 6 . The semiconductor device according to claim 1 , wherein the second semiconductor is an oxide semiconductor. 7 . The semiconductor device according to claim 6 , wherein the oxide semiconductor comprises at least one of indium and zinc. 8 . The semiconductor device according to claim 1 , functioning as a NAND memory device. 9 . An electronic device comprising: the semiconductor device according to claim 1 ; and at least one of an operation switch, a battery, and a display portion.
Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate · CPC title
Vertical IGFETs having charge trapping gate insulators · CPC title
Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers · CPC title
Vertical TFTs · CPC title
characterised by the materials · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.