Light-emitting diode driving apparatus and light-emitting diode driver

US2021118359A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2021118359-A1
Application numberUS-202017138772-A
CountryUS
Kind codeA1
Filing dateDec 30, 2020
Priority dateAug 13, 2019
Publication dateApr 22, 2021
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A LED driving apparatus with clock embedded cascaded LED drivers is introduced, including: a plurality of LED drivers, wherein the first stage LED driver receives an original data signal and outputs a first data signal, the Nth stage LED driver receives a (N−1)th data signal and outputs a Nth data signal. The Nth stage LED driver includes a clock data recovery circuit generating a recovery clock signal and a recovery data signal according to the (N−1)th data signal; and a first transmitter outputting the Nth data signal according to the recovery clock signal and the recovery data signal.

First claim

Opening claim text (preview).

What is claimed is: 1 . A Light-emitting diode (LED) driving apparatus, comprising: a plurality of LED drivers, wherein the first stage LED driver receives an original data signal and outputs a first data signal, the Nth stage LED driver receives a (N−1)th data signal and outputs a Nth data signal, and N is a positive integer, wherein the Nth stage LED driver comprises: a clock data recovery circuit, generating a recovery clock signal and a recovery data signal according to the (N−1)th data signal; a data storage, sampling the recovery data signal at clock signal edges of the recovery clock signal to generate a sampled recovery data signal; and a first transmitter, outputting the Nth data signal according to the sampled recovery data signal. 2 . The LED driving apparatus as claimed in claim 1 , wherein the Nth stage LED driver comprises: an equalizer, receiving the (N−1)th data signal and generating an equalized data signal to the clock data recovery circuit; and a first register, receiving the recovery data signal and the recovery clock signal to sample the recovery data signal at clock signal edges of the recovery clock signal to generate a first sampled recovery data signal according to the sampled values of the recovery data signal and the clock signal edges of the recovery clock signal, wherein the first transmitter receives the first sampled recovery data signal and outputting the Nth data signal according to the first sampled recovery data signal. 3 . The LED driving apparatus as claimed in claim 2 , wherein the Nth stage LED driver comprises: a second register, receiving an error signal and the recovery clock signal to sample the error signal at clock signal edges of the recovery clock signal to generate a sampled error signal according to the sampled values of the error signal and the clock signal edges of the recovery clock signal, wherein the error signal is from a Nth stage LED; and a second transmitter, receiving the sampled error signal and outputting an error readback signal to a controller according to the sampled error signal, wherein the error readback signal indicates a defect in the Nth stage LED. 4 . The LED driving apparatus as claimed in claim 1 , wherein the Nth stage LED driver comprises: an equalizer, receiving the (N−1)th data signal and generating an equalized data signal to the clock data recovery circuit; a first in first out (FIFO) circuit, receiving the recovery data signal, the recovery clock signal and a FIFO readout clock signal to sample the recovery data signal at clock signal edges of the recovery clock signal to generate a second sampled recovery data signal according to the sampled values of the recovery data signal and clock signal edges of the FIFO readout clock signal; and a reference clock generator, generating the FIFO readout clock signal, wherein the first transmitter receives the second sampled recovery data signal and outputting the Nth data signal according to the second sampled recovery data signal. 5 . The LED driving apparatus as claimed in claim 4 , wherein the reference clock generator comprises: a crystal oscillator, generating an input clock signal; and a phase-locked loop circuit, receiving the input clock signal to generate the FIFO readout clock signal according to a second phase difference between the input clock signal and the FIFO readout clock signal, wherein the phase-locked loop circuit comprises a frequency divider. 6 . The LED driving apparatus as claimed in claim 4 , wherein the reference clock generator comprises: a crystal oscillator, generating an input clock signal; and a delay-locked loop circuit, receiving the input clock signal to generate the FIFO readout clock signal according to a third phase difference between the input clock signal and the FIFO readout clock signal. 7 . The LED driving apparatus as claimed in claim 1 , wherein the clock data recovery circuit comprises: a phase detector, receiving the (N−1)th data signal and the recovery clock signal to generate a phase detecting signal according to a first phase difference between the (N−1)th data signal and the recovery clock signal; a frequency detector, receiving the (N−1)th data signal and the recovery clock signal to generate a frequency detecting signal according to a frequency difference between the (N−1)th data signal and the recovery clock signal; a voltage-controlled oscillator, generating the recovery clock signal according to the phase detecting signal and the frequency detecting signal; and a decision circuit, receiving the (N−1)th data signal and the recovery clock signal to generate the recovery data signal according to the (N−1)th data signal and the recovery clock signal. 8 . The LED driving apparatus as claimed in claim 1 , wherein the clock data recovery circuit further generates a gray scale control clock signal to control a gray scale of the Nth stage LED according to the recovery clock signal. 9 . The LED driving apparatus as claimed in claim 1 , wherein the (N−1)th data signal received by the Nth stage LED driver comprises a (N−1)th display data signal and a (N−1)th clock signal, and the (N−1)th display data signal and the (N−1)th clock signal are encoded with a first encoding format. 10 . The LED driving apparatus as claimed in claim 9 , wherein the Nth data signal outputted by the Nth stage LED driver comprises a Nth display data signal and a Nth clock signal, and the Nth display data signal and the Nth clock signal are encoded with the first encoding format. 11 . A Light-emitting diode (LED) driver, comprising: a clock data recovery circuit, receiving a data signal to generate a recovery clock signal and a recovery data signal; a data storage, sampling the recovery data signal at clock signal edges of the recovery clock signal to generate a sampled recovery data signal; and a transmitter, outputting a next stage data signal according to the sampled recovery data signal. 12 . The LED driver as claimed in claim 11 , wherein the data storage is a register. 13 . The LED driver as claimed in claim 11 , wherein the data storage is a first in first out (FIFO) circuit. 14 . The LED driver as claimed in claim 12 , wherein the register receives the recovery data signal and the recovery clock signal to sample the recovery data signal at clock signal edges of the recovery clock signal to generate a first sampled recovery data signal according to the sampled values of the recovery data signal and the clock signal edges of the recovery clock signal, wherein the transmitter receives the first sampled recovery data signal and outputs the next stage data signal according to the first sampled recovery data signal. 15 . The LED driver as claimed in claim 14 , wherein the register receives an error signal and the recovery clock signal to sample the error signal at clock signal edges of the recovery clock signal to generate a sampled error signal according to the sampled values of the error signal and the clock signal edges of the recovery clock signal, wherein the error signal is from a LED corresponding to the LED driver. 16 . The LED driver as claimed in claim 15 , wherein the transmitter receives the sampled error signal and outputs an error readback signal to a controller according to the sampled error signal, wherein the error readback signal indicates a defect in the LED. 17 . The LED driver as claimed in claim 13 , wherein the FIFO circuit receives the recovery data signal, the recovery clock signal and a FIFO readout clock signal to sample the recovery data s

Assignees

Inventors

Classifications

  • Passive matrix structure, i.e. with direct application of both column and row voltages to the light emitting or modulating elements, other than LCD or OLED · CPC title

  • Display of colours (specific for liquid crystal displays G09G3/3607) · CPC title

  • Determination of a pixel data signal depending on the signal applied in the previous frame · CPC title

  • Details of a shift registers arranged for use in a driving circuit · CPC title

  • Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2021118359A1 cover?
A LED driving apparatus with clock embedded cascaded LED drivers is introduced, including: a plurality of LED drivers, wherein the first stage LED driver receives an original data signal and outputs a first data signal, the Nth stage LED driver receives a (N−1)th data signal and outputs a Nth data signal. The Nth stage LED driver includes a clock data recovery circuit generating a recovery cloc…
Who is the assignee on this patent?
Novatek Microelectronics Corp
What technology area does this patent fall under?
Primary CPC classification G09G3/32. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Apr 22 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).