Apparatus and method for diagnosing a failure of an inverter
US-2024405664-A1 · Dec 5, 2024 · US
US2021091663A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2021091663-A1 |
| Application number | US-202017025839-A |
| Country | US |
| Kind code | A1 |
| Filing date | Sep 18, 2020 |
| Priority date | Sep 24, 2019 |
| Publication date | Mar 25, 2021 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A current source inverter, including: a first switching cell including at least first and second power switches coupling a same first input node of the inverter respectively to first and second output nodes of the inverter; and a circuit of protection against a placing in open circuit of an input current source of the inverter.
Opening claim text (preview).
1 . A current source inverter, comprising: a first switching cell comprising at least first and second power switches coupling a same first input node of the inverter respectively to first and second output nodes of the inverter; and a circuit of protection against a placing in open circuit of an input current source of the inverter, comprising, for each power switch of the first switching cell: a protection switch coupling a node for supplying a set point signal for controlling the power switch to a control node of the power switch; a circuit for detecting the off or on state of the power switch; and a circuit for controlling the protection switch receiving, for each of the other power switch of the first switching cell, an output signal of the detection circuit of the other power switch. 2 . The inverter according to claim 1 , wherein, for each power switch of the first switching cell, the control circuit of the switch for protecting the power switch is configured to control the protection switch to the on state when at least one of the other power switch(es) of the first switching cell is in the on state, and to control the protection switch to the off state when no other power switch of the first switching cell is in the on state. 3 . The inverter according to claim 1 , wherein the first switching cell further comprises a third power switch coupling the first input node of the inverter to a third output node of the inverter. 4 . The inverter according to claim 1 , further comprising a second switching cell comprising at least first and second power switches respectively coupling the first and second output nodes of the inverter to a same second input node of the inverter, and wherein the protection circuit comprises, for each power switch of the second switching cell: a protection switch coupling a node for supplying a control signal of the power switch to a control node of the power switch; a circuit for detecting the off or on state of the power switch; and a circuit for controlling the protection switch receiving, for each of the other power switch(es) of the second switching cell, an output signal of the detection circuit of the other power switch. 5 . The inverter according to claim 4 , wherein, for each power switch of the second switching cell, the control circuit of the switch for protecting the power switch is configured to control the protection switch to the on state when at least one of the other power switch(es) of the second switching cell is in the on state, and to control the protection switch to the off state when no other power switch of the second switching cell is in the on state. 6 . The inverter according to claim 4 , wherein the second switching cell further comprises a third power switch coupling a third output node of the inverter to the second input node of the inverter. 7 . The inverter according to claim 1 , further comprising a circuit for detecting the presence of an input current in the inverter, each control circuit receiving an output signal of the circuit for detecting the presence of an input current and being configured to control the protection switch with which it is associated to the off state only when an input current is detected in the inverter. 8 . The inverter according to claim 1 , wherein the protection circuit further comprises, for each power switch, a resistor having a first end connected to a conduction node of the protection switch opposite to the node for supplying the set point signal for controlling the power switch, and a second end connected to a node of application of a control voltage in the on state of the power switch. 9 . The inverter according to claim 1 , further comprising, for each power switch, a driver circuit or close control circuit having an input node connected to the conduction node of the protection switch opposite to the node for supplying the set point signal for controlling the power switch, and an output node connected to the power switch control node. 10 . The inverter according to claim 9 , further comprising a control circuit or remote control circuit common to all the power switches and supplying the set point signals for controlling the different power switches. 11 . The inverter according to claim 1 , wherein, for each power switch, the circuit for detecting the off or on state of the power switch comprises a circuit of differential measurement of a voltage between the control node of the power switch and a conduction node of the power switch.
with means for allowing continuous operation despite a fault, i.e. fault tolerant converters · CPC title
using semiconductor devices only, e.g. single switched pulse inverters · CPC title
characterised by logic function, e.g. AND, OR, NOR, NOT circuits (H03K19/003 - H03K19/01 take precedence) · CPC title
in a bridge configuration · CPC title
Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.