Video processer, display device, method of video processing, and recording medium

US2021027724A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2021027724-A1
Application numberUS-201916968997-A
CountryUS
Kind codeA1
Filing dateFeb 25, 2019
Priority dateFeb 26, 2018
Publication dateJan 28, 2021
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A video processor included in a display device that includes a backlight having a plurality of divided regions, the video processor including: a first video processing unit configured to perform video processing on a partial video region that is a partial region of an input video; and a second video processing unit configured to perform video processing on a region different from the partial video region, wherein the first video processing unit transmits control data for controlling the plurality of divided regions of the backlight to the backlight, and the plurality of divided regions of the backlight controlled by the control data, which is transmitted by the first video processing unit, and the plurality of divided regions of the backlight corresponding to the partial video region, which is processed by the first video processing unit, are different from each other.

First claim

Opening claim text (preview).

1 . A video processor included in a display device that includes a backlight having a plurality of divided regions, the video processor comprising: a first video processing unit configured to perform video processing on a partial video region that is a partial region of an input video; and a second video processing unit configured to perform video processing on a region different from the partial video region, wherein the first video processing unit transmits control data for controlling the plurality of divided regions of the backlight to the backlight, and the plurality of divided regions of the backlight controlled by the control data, which is transmitted by the first video processing unit, and the plurality of divided regions of the backlight corresponding to the partial video region, which is processed by the first video processing unit, are different from each other. 2 . The video processor according to claim 1 , wherein the first video processing unit transmits control data for controlling all the plurality of divided regions of the backlight to the backlight. 3 . The video processor according to claim 1 , wherein for the partial video region, the first video processing unit generates the control data for controlling the plurality of divided regions of the backlight corresponding to the partial video region, for the region different from the partial video region, the second video processing unit generates the control data for controlling the plurality of divided regions of the backlight corresponding to the region different from the partial video region, and the first and second video processing units mutually transmit and receive the control data. 4 . The video processor according to claim 1 , wherein the backlight comprises a brightness controlling circuit configured to control a brightness of each of the plurality of divided regions, and the first video processing unit transmits the control data to the brightness controlling circuit. 5 . The video processor according to claim 1 , wherein the plurality of divided regions are at least sectioned into a first set and a second set, the backlight comprises a first brightness controlling circuit configured to control a brightness of the plurality of divided regions included in the first set, and a second brightness controlling circuit configured to control a brightness of the plurality of divided regions included in the second set, and the first video processing unit transmits, to the first brightness controlling circuit, the control data corresponding to the plurality of divided regions that are targets for the first brightness controlling circuit, and the first video processing unit transmits, to the second brightness controlling circuit, the control data corresponding to the plurality of divided regions that are targets for the second brightness controlling circuit. 6 . A display device comprising: a display panel configured to display an output video; a backlight comprising a plurality of divided regions; and the video processor according to claim 1 . 7 . The display device according to claim 6 , wherein the backlight comprises a plurality of light-emitting units configured to cast light upon the display panel. 8 . A method of video processing performed in a video processor included in a display device that includes a backlight having a plurality of divided regions, the video processor including a first video processing unit that performs video processing on a partial video region that is a partial region of an input video, and a second video processing unit that performs video processing on a region different from the partial video region, the method comprising the steps of: performing, in the first video processing unit, video processing on the partial video region and performing, in the second video processing unit, video processing on the region different from the partial video region; and transmitting control data for controlling the plurality of divided regions of the backlight to the backlight, the transmitting step being performed in the first video processing unit, wherein the plurality of divided regions of the backlight controlled by the control data, which is transmitted by the first video processing unit, and the plurality of divided regions of the backlight corresponding to the partial video region, which is processed by the first video processing unit, are different from each other. 9 . A non-transitory computer-readable recording medium storing a program for operating a computer as the video processor according to claim 1 , the program causing the computer to function as the first and second video processing units. 10 . (canceled)

Assignees

Inventors

Classifications

  • Power processing, i.e. workload management for processors involved in display operations, such as CPUs or GPUs · CPC title

  • with two or more screen areas displaying information with different brightness or colours · CPC title

  • G09G3/3426Primary

    the different display panel areas being distributed in two dimensions, e.g. matrix · CPC title

  • for control of colour parameters, e.g. colour temperature · CPC title

  • Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements (arrangements or circuits for control of liquid crystal elements in a matrix, not structurally associated with these elements G09G3/36) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2021027724A1 cover?
A video processor included in a display device that includes a backlight having a plurality of divided regions, the video processor including: a first video processing unit configured to perform video processing on a partial video region that is a partial region of an input video; and a second video processing unit configured to perform video processing on a region different from the partial vi…
Who is the assignee on this patent?
Sharp Kk
What technology area does this patent fall under?
Primary CPC classification G09G3/3426. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Jan 28 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).