Memory device with data scrubbing capability and methods
US-2024393961-A1 · Nov 28, 2024 · US
US2020409575A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2020409575-A1 |
| Application number | US-202016910133-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jun 24, 2020 |
| Priority date | Jun 27, 2019 |
| Publication date | Dec 31, 2020 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A storage control apparatus configured to be coupled to a redundant configuration including a first and second storage devices, the storage control apparatus includes: a memory; and processing circuitry coupled to the memory, the processing circuitry being configured to execute a first processing that includes dealing with access to any of the first and second storage devices from a higher-level apparatus; and execute a second processing that includes converting an access destination of the access such that each same physical position in the first and second storage devices corresponds to a first logical address for a first storage device and a second logical address for the second storage device, the first logical address being a logical address different from the second logical address.
Opening claim text (preview).
What is claimed is: 1 . A storage control apparatus configured to be coupled to a redundant configuration including a first and second storage devices, the storage control apparatus comprising: a memory; and processing circuitry coupled to the memory, the processing circuitry being configured to execute a first processing that includes dealing with access to any of the first and second storage devices from a higher-level apparatus; and execute a second processing that includes converting an access destination of the access such that each same physical position in the first and second storage devices corresponds to a first logical address for a first storage device and a second logical address for the second storage device, the first logical address being a logical address different from the second logical address. 2 . The storage control apparatus according to claim 1 , wherein the memory is configured to store a shift amount for a logical address in the second storage device relative to the first storage device, wherein the converting of the access destination is configured to obtain the second logical address by shifting a third logical address by the shift amount stored in the memory, the third logical address being a logical address indicated by the access from the higher-level apparatus. 3 . The storage control apparatus according to claim 2 , wherein the memory is configured to store a plurality of the shift amounts differing from each other for a plurality of the second storage devices, respectively. 4 . The storage control apparatus according to claim 2 , wherein the memory is configured to store an integer multiple of the number of logical blocks contained in one surface of a magnetic disk included in each of the first and second storage devices as the shift amount. 5 . The storage control apparatus according to claim 2 , wherein when the first and second storage devices have a same number S of logical blocks, the number of logical blocks in one surface of a magnetic disk is F, a predetermined integer n is given, the shift amount is G=n×F, and a modulo operation MOD is given, the converting of the access destination is configured to set a logical address M as the first logical address for the first storage device, convert the logical address M into MOD(M+G, S), and set the MOD(M+G, S) as the second logical address for the second storage device. 6 . A non-transitory computer-readable storage medium for storing a storage control program configured to cause a computer to execute processing, the computer being configured to be coupled to a redundant configuration including a first and second storage devices, the processing comprising: executing a first processing that includes dealing with access to any of the first and second storage devices from a higher-level apparatus; and executing a second processing that includes converting an access destination of the access such that each same physical position in the first and second storage devices corresponds to a first logical address for a first storage device and a second logical address for the second storage device, the first logical address being a logical address different from the second logical address. 7 . The non-transitory computer-readable storage medium according to claim 6 , wherein the memory is configured to store a shift amount for a logical address in the second storage device relative to the first storage device, wherein the converting of the access destination is configured to obtain the second logical address by shifting a third logical address by the shift amount stored in the memory, the third logical address being a logical address indicated by the access from the higher-level apparatus. 8 . The non-transitory computer-readable storage medium according to claim 7 , wherein the memory is configured to store a plurality of the shift amounts differing from each other for a plurality of the second storage devices, respectively. 9 . The non-transitory computer-readable storage medium according to claim 7 , wherein the memory is configured to store an integer multiple of the number of logical blocks contained in one surface of a magnetic disk included in each of the first and second storage devices as the shift amount. 10 . The non-transitory computer-readable storage medium according to claim 7 , wherein when the first and second storage devices have a same number S of logical blocks, the number of logical blocks in one surface of a magnetic disk is F, a predetermined integer n is given, the shift amount is G=n×F, and a modulo operation MOD is given, the converting of the access destination is configured to set a logical address M as the first logical address for the first storage device, convert the logical address M into MOD(M+G, S), and set the MOD(M+G, S) as the second logical address for the second storage device.
Audio in a user interface, e.g. using voice commands for navigating, audio feedback · CPC title
Replication mechanisms · CPC title
Disk arrays, e.g. RAID, JBOD · CPC title
in relation to data integrity, e.g. data losses, bit errors · CPC title
Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.