Electronic apparatus and controlling method thereof

US2020364558A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2020364558-A1
Application numberUS-202016843365-A
CountryUS
Kind codeA1
Filing dateApr 8, 2020
Priority dateMay 16, 2019
Publication dateNov 19, 2020
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is an electronic apparatus. The electronic apparatus includes a memory and a processor. The processor is configured to apply a low rank approximation using a matrix decomposition for a first square matrix among a plurality of square matrices based on parameter values of a deep learning model, and obtain a first approximated matrix and a second approximated matrix for the first square matrix, obtain second approximated matrices for each of a plurality of remaining square matrices other than the first square matrix among the plurality of square matrices, based on the first approximated matrix for the first square matrix, and store the first approximated matrix the first square matrix and the second approximated matrices for each of the plurality of square matrices in the memory.

First claim

Opening claim text (preview).

What is claimed is: 1 . An electronic apparatus comprising: a memory; and a processor configured to: apply a low rank approximation using a matrix decomposition for a first square matrix among a plurality of square matrices based on parameter values of a deep learning model, and obtain a first approximated matrix and a second approximated matrix for the first square matrix, obtain second approximated matrices for each of a plurality of remaining square matrices other than the first square matrix among the plurality of square matrices, based on the first approximated matrix for the first square matrix, and store the first approximated matrix for the first square matrix and the second approximated matrices for each of the plurality of square matrices in the memory. 2 . The electronic apparatus of claim 1 , wherein the matrix decomposition comprises a singular value decomposition (SVD). 3 . The electronic apparatus of claim 2 , wherein the processor is further configured to obtain a first matrix and a second matrix by applying the singular value decomposition to the first square matrix, and obtain the first approximated matrix and the second approximated matrix for the first square matrix by applying the low rank approximation to the first matrix and the second matrix. 4 . The electronic apparatus of claim 3 , wherein the first approximated matrix for the first square matrix is a right-singular value vector matrix approximated for the first square matrix, and wherein the second approximated matrices for each of the plurality of square matrices are left-singular value vector matrices approximated for each of the plurality of square matrices. 5 . The electronic apparatus of claim 3 , wherein the processor is further configured to obtain the second approximated matrices for each of the plurality of remaining square matrices by multiplying each of the plurality of remaining square matrices by an inverse matrix of a transposed first matrix to which the first matrix is transposed. 6 . The electronic apparatus of claim 1 , wherein the processor is further configured to obtain a second approximated matrix for a second square matrix through an algorithm to minimize a difference between the second square matrix and a product of the second approximated matrix for the second square matrix and the first approximated matrix for the first square matrix, and wherein the second square matrix is any one of the plurality of remaining square matrices. 7 . An electronic apparatus comprising: a memory storing a first approximated matrix and second approximated matrices forming a compressed deep learning model; and a processor configured to load the compressed deep learning model stored in the memory and obtain an output value based on the compressed deep learning model, wherein the first approximated matrix is one of two matrices obtained by applying a low rank approximation using a matrix decomposition for a first square matrix among a plurality of square matrices based on parameter values of a deep learning model, and wherein the second approximated matrices comprise another approximated matrix other than the first approximated matrix among the two matrices and approximated matrices obtained based on the first approximated matrix and a plurality of remaining square matrices other than the first square matrix among the plurality of square matrices. 8 . The electronic apparatus of claim 7 , wherein the first approximated matrix is a right-singular value vector matrix obtained by applying the low rank approximation through singular value decomposition (SVD) to the first square matrix, and wherein the second approximated matrices are left-singular value vector matrices for each of the plurality of square matrices. 9 . The electronic apparatus of claim 7 , wherein the processor further comprises a calculator, a primary cache memory, and a second cache memory, wherein the first approximated matrix is loaded into the primary cache memory from the memory, and at least one second approximated matrix among the second approximated matrices is loaded into the secondary cache memory from the memory, and the calculator is configured to obtain the output value based on the approximated matrices loaded into the primary cache memory and the secondary cache memory. 10 . The electronic apparatus of claim 9 , wherein, while the calculator is performing a first algorithm based on an input value and the first approximated matrix loaded into the primary cache memory, the at least one second approximated matrix is loaded into the secondary cache memory from the memory, and wherein the calculator is configured to perform a second algorithm based on a first algorithm result and the at least one second approximated matrix loaded into the secondary cache memory. 11 . A method for controlling an electronic apparatus, the method comprising: applying a low rank approximation using a matrix decomposition for a first square matrix among a plurality of square matrices based on parameter values of a deep learning model, and obtaining a first approximated matrix and a second approximated matrix for the first square matrix; obtaining second approximated matrices for each of a plurality of remaining square matrices other than the first square matrix among the plurality of square matrices based on the first approximated matrix for the first square matrix; and storing the first approximated matrix for the first square matrix and the second approximated matrices for each of the plurality of square matrices in the memory. 12 . The method of claim 11 , wherein the matrix decomposition comprises a singular value decomposition (SVD). 13 . The method of claim 12 , wherein the obtaining the first approximated matrix and the second approximated matrix for the first square matrix comprises obtaining a first matrix and a second matrix by applying the singular value decomposition to the first square matrix, and obtaining the first approximated matrix and the second approximated matrix for the first square matrix by applying the low rank approximation to the first matrix and the second matrix. 14 . The method of claim 13 , wherein the first approximated matrix for the first square matrix is a right-singular value vector matrix approximated for the first square matrix, and wherein the second approximated matrices for each of the plurality of square matrices are left-singular value vector matrices approximated for each of the plurality of square matrices. 15 . The method of claim 13 , wherein the obtaining the second approximated matrices for each of the plurality of remaining square matrices comprises obtaining the second approximated matrices for each of the plurality of remaining square matrices by multiplying each of the plurality of remaining square matrices by an inverse matrix of a transposed first matrix to which the first matrix is transposed. 16 . The method of claim 11 , wherein the obtaining the approximated second matrices for each of the plurality of remaining square matrices comprises: obtaining a second approximated matrix for a second square matrix through an algorithm to minimize a difference between the second square matrix and a product of the second approximated matrix for the second square matrix and the first approximated matrix for the first square matrix, wherein the second square matrix is any one of the plurality of remaining square matrices. 17 . A method for controlling an electronic apparatus, the method comprising: loading a compressed deep learning model stored in a

Assignees

Inventors

Classifications

  • Quantised networks; Sparse networks; Compressed networks · CPC title

  • Convolutional networks [CNN, ConvNet] · CPC title

  • Correctness of operation, e.g. memory ordering · CPC title

  • with two or more cache hierarchy levels (with multilevel cache hierarchies G06F12/0811) · CPC title

  • G06N3/063Primary

    using electronic means · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2020364558A1 cover?
Provided is an electronic apparatus. The electronic apparatus includes a memory and a processor. The processor is configured to apply a low rank approximation using a matrix decomposition for a first square matrix among a plurality of square matrices based on parameter values of a deep learning model, and obtain a first approximated matrix and a second approximated matrix for the first square m…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06N3/063. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Nov 19 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).