Display panel and device, image processing method and device, and virtual reality system

US2020342805A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2020342805-A1
Application numberUS-201916963410-A
CountryUS
Kind codeA1
Filing dateDec 24, 2019
Priority dateJan 2, 2019
Publication dateOct 29, 2020
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides a display panel and device, an image processing method and device, and a virtual reality system. The display panel includes: a first display area; and at least one second display area surrounding the first display area, a number of sub-pixels per unit area in the first display area being greater than a number of sub-pixels per unit area in the at least one second display area.

First claim

Opening claim text (preview).

1 . A display panel, comprising: a first display area; and at least one second display area surrounding the first display area, wherein a number of sub-pixels per unit area in the first display area is greater than a number of sub-pixels per unit area in the at least one second display area. 2 . The display panel according to claim 1 , further comprising a plurality of gate lines and a plurality of sub-pixels, a same row of sub-pixels of the plurality of sub-pixels being connected to a same gate line of the plurality of gate lines, wherein the plurality of gate lines comprises: a plurality of first gate lines overlapping with the first display area, wherein adjacent first gate lines of the plurality of first gate lines is of a first distance, and a plurality of second gate lines overlapping with the at least one second display area and not overlapping with the first display area, wherein adjacent second gate lines of the plurality of second gate lines is of a second distance greater than the first distance. 3 . The display panel according to claim 1 , further comprising a plurality of data lines and a plurality of sub-pixels, a same column of sub-pixels of the plurality of sub-pixels being connected to a same data line of the plurality of data lines, wherein the plurality of data lines comprises: a plurality of first data lines overlapping with the first display area, wherein adjacent first data lines of the plurality of first data lines is of a third distance, and a plurality of second data lines overlapping with the at least one second display area and not overlapping with the first display area, wherein adjacent second data lines of the plurality of second data lines is of a fourth distance greater than the third distance. 4 . The display panel according to claim 1 , wherein the at least one second display area comprises a plurality of second display areas, and the number of sub-pixels per unit area in the first display area is greater than a number of sub-pixels per unit area in each of the plurality of second display areas. 5 . The display panel according to claim 4 , wherein the closer one of the plurality of second display areas is to the first display area, the greater the number of sub-pixels per unit area in the one of the plurality of second display areas. 6 . The display panel according to claim 1 , wherein the first display area is in a shape of rectangle and the at least one second display area is in a shape of rectangular ring. 7 . The display panel according to claim 4 , wherein a number of the plurality of second display areas is two or three. 8 . A display device, comprising the display panel according to claim 1 . 9 . An image processing method, comprising: dividing an image to be processed into a plurality of image areas comprising a first image area and at least one second image area surrounding the first image area, wherein the first image area corresponds to a first display area in a display panel, the at least one second image area corresponds to at least one second display area in the display panel in one-to-one correspondence, and a number of sub-pixels per unit area in the first display area is greater than a number of sub-pixels per unit area in the at least one second display area; rendering the plurality of image areas to make a plurality of pixels in the first image area correspond to a plurality of sub-pixels in the first display area in one-to-one correspondence, and make a plurality of pixels in each of the at least one second image area correspond to a plurality of sub-pixels in a corresponding second display area of the at least one second display area in one-to-one correspondence; stitching the rendered plurality of image areas into an image to be displayed; and transmitting image data corresponding to the image to be displayed to a driving circuit for driving the display panel. 10 . The image processing method according to claim 9 , wherein the image to be processed is obtained by inversely distorting an image captured by a camera in a virtual reality system. 11 . The image processing method according to claim 9 , wherein each of the at least one second image area comprises: a first sub-image area; a second sub-image area disposed opposite to the first sub-image area; a third sub-image area adjacent to the first sub-image area and the second sub-image area; and a fourth sub-image area disposed opposite to the third sub-image area, and adjacent to the first sub-image area and the second sub-image area. 12 . The image processing method according to claim 9 , wherein the image data comprises multi-color data and gray-scale values. 13 . (canceled) 14 . An image processing device, comprising: a memory; and a processor coupled to the memory and configured to perform the image processing method according to claim 9 based on instructions stored in the memory. 15 . A virtual reality system, comprising at least one of a display device or the image processing device according to claim 14 , the display device comprising a display panel comprising: a first display area; and at least one second display area surrounding the first display area, wherein a number of sub-pixels per unit area in the first display area is greater than a number of sub-pixels per unit area in the at least one second display area. 16 . A nonvolatile computer-readable storage medium storing computer program instructions, which when executed by a processor, implement the image processing method according to claim 9 . 17 . The virtual reality system according to claim 15 , wherein the display panel further comprises a plurality of gate lines and a plurality of sub-pixels, a same row of sub-pixels of the plurality of sub-pixels being connected to a same gate line of the plurality of gate lines; and wherein the plurality of gate lines comprises: a plurality of first gate lines overlapping with the first display area, wherein adjacent first gate lines of the plurality of first gate lines is of a first distance, and a plurality of second gate lines overlapping with the at least one second display area and not overlapping with the first display area, wherein adjacent second gate lines of the plurality of second gate lines is of a second distance greater than the first distance. 18 . The virtual reality system according to claim 15 , wherein the display panel further comprises a plurality of data lines and a plurality of sub-pixels, a same column of sub-pixels of the plurality of sub-pixels being connected to a same data line of the plurality of data lines; and wherein the plurality of data lines comprises: a plurality of first data lines overlapping with the first display area, wherein adjacent first data lines of the plurality of first data lines is of a third distance, and a plurality of second data lines overlapping with the at least one second display area and not overlapping with the first display area, wherein adjacent second data lines of the plurality of second data lines is of a fourth distance greater than the third distance. 19 . The virtual reality system according to claim 15 , wherein the at least one second display area comprises a plurality of second display areas, and the number of sub-pixels per unit area in the first display area is greater than a number of sub-pixels per unit area in each of the plurality of second display areas. 20 . The virtual reality system according to claim 19 , wherein the closer one of the plurality of second display areas

Assignees

Inventors

Classifications

  • Head mounted · CPC title

  • comprising image capture systems, e.g. camera · CPC title

  • Resolution modifying circuits, e.g. variable screen formats · CPC title

  • Display of multiple viewports · CPC title

  • related to small screens · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2020342805A1 cover?
The present disclosure provides a display panel and device, an image processing method and device, and a virtual reality system. The display panel includes: a first display area; and at least one second display area surrounding the first display area, a number of sub-pixels per unit area in the first display area being greater than a number of sub-pixels per unit area in the at least one second…
Who is the assignee on this patent?
Beijing Boe Optoelectronics Tech Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/2092. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Oct 29 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).