Shift register circuit and gate driver

Patent metadata

Field	Value
Publication number	US-2020294436-A1
Application number	US-201916653459-A
Country	US
Kind code	A1
Filing date	Oct 15, 2019
Priority date	Mar 11, 2019
Publication date	Sep 17, 2020
Grant date	—

Abstract

A shift register circuit and a gate driver including the shift register circuit. The shift register circuit includes an input circuit, a drive circuit, a pull-down circuit, a regulator circuit and a pull-up circuit. The input circuit is configured to receive a first clock signal and is coupled to the first node. The driving circuit is configured to receive the first clock signal and a second clock signal. The input circuit is coupled to the first node. The pull-down circuit is configured to receive the voltage of the first node. The pull-down circuit is coupled to the first node and an output terminal. The pull-down circuit outputs the first voltage to the output terminal in response to the voltage of the first node.

First claim

What is claimed is:

1 . A shift register circuit, comprising:
a input circuit, configured to receive a first clock signal and coupled to a first node of the shift register circuit, wherein the input circuit outputs a first input signal to the first node in response to the first clock signal; a driving circuit, configured to receive the first clock signal and a second clock signal, and coupled to the first node, wherein the driving circuit adjusts a first voltage of the first node in response to the first clock signal and the second clock signal; and a pull-down circuit, configured to receive the first voltage of the first node and coupled to an output terminal of the shift register circuit, wherein the pull-down circuit outputs the first voltage to the output terminal in response to the first voltage of the first node.

2 . The shift register circuit of claim 1 , further comprising:
a voltage regulator circuit, configured to receive the first voltage, wherein the voltage regulator circuit controls a voltage of a second node of the shift register circuit in response to the first input signal, controls a voltage of a third node in response to the first voltage of the first node, and outputs a second voltage to the first node in response to the voltage of the third node.

3 . The shift register circuit of claim 2 , wherein the voltage regulator circuit comprises:
a first transistor, wherein the first transistor comprises a first terminal, a second terminal and a control terminal, the first terminal of the first transistor is coupled to the second node, the second terminal of the first transistor is configured to receive the second voltage, and the control terminal of the first transistor is configured to receive the first input signal, wherein the first transistor is selectively conducted according to the first input signal; a second transistor, wherein the second transistor comprises a first terminal, a second terminal and a control terminal, the first terminal of the second transistor is configured to receive the first voltage, the second terminal of the second transistor is coupled to the third node, and the control terminal of the second transistor is coupled to the second node, wherein the second transistor is selectively conducted according to the voltage of the second node; a third transistor, wherein the third transistor comprises a first terminal, a second terminal and a control terminal, the first terminal of the third transistor is coupled to the second terminal of the second transistor, the second terminal of the third transistor is configured to receive the second voltage, and the control terminal of the third transistor is coupled to the first node, wherein the third transistor is selectively conducted according to the first voltage of the first node; a fourth transistor, wherein the fourth transistor comprises a first terminal, a second terminal and a control terminal, the first terminal of the fourth transistor is coupled to the first node, the second terminal of the fourth transistor is configured to receive the second voltage, and the control terminal of the fourth transistor is coupled to the third node, wherein the fourth transistor is selectively conducted according to the voltage of the third node; and a capacitor, wherein the capacitor comprises a first terminal and a second terminal, the first terminal of the capacitor is configured to receive the first clock signal, and the second terminal of the capacitor is coupled to the second node.

4 . The shift register circuit of claim 3 , further comprising:
a pull-up circuit, configured to receive the voltage of the third node, wherein the pull-up circuit outputs the second voltage to the output terminal in response to the voltage of the third node.

5 . The shift register circuit of claim 4 , wherein the pull-up circuit comprises:
a fifth transistor, wherein the fifth transistor comprises a first terminal, a second terminal and a control terminal, the first terminal of the fifth transistor is coupled to the output terminal, the second terminal of the fifth transistor is configured to receive the second voltage, and the control terminal of the fifth transistor is coupled to the third node, wherein the fifth transistor is selectively conducted according to the voltage of the third node.

6 . The shift register circuit of claim 1 , wherein the input circuit comprises:
a transistor, wherein the transistor comprises a first terminal, a second terminal and a control terminal, the first terminal of the transistor is configured to receive the first input signal, the second terminal of the transistor is coupled to the first node, and the control terminal of the transistor is configured to receive the first clock signal, wherein the transistor is selectively conducted according to the first clock signal.

7 . The shift register circuit of claim 1 , wherein the driving circuit comprises:
a first transistor, wherein the first transistor comprises a first terminal, a second terminal and a control terminal, the first terminal of the first transistor is configured to receive the second voltage, the second terminal of the first transistor is coupled to a second node, and the control terminal of the first transistor is configured to receive the first clock signal, wherein the first transistor is selectively conducted according to the first clock signal; a second transistor, wherein the second transistor comprises a first terminal, a second terminal and a control terminal, the first terminal of the second transistor is coupled to the second terminal of the first transistor and the second node, the second terminal of the second transistor is configured to receive the first voltage, and the control terminal of the second transistor is configured to receive the second clock signal, wherein the second transistor is selectively conducted according to the second clock signal; and a capacitor, wherein the capacitor comprises a first terminal and a second terminal, the first terminal of the capacitor is coupled to the second node, and the second terminal of the capacitor is coupled to the first node, wherein the driving circuit is configured to decrease the first voltage of the first node in response to the first clock signal and the second clock signal.

8 . The shift register circuit of claim 1 , wherein the pull-down circuit comprises:
a transistor, wherein the transistor comprises a first terminal, a second terminal and a control terminal, the first terminal of the transistor is configured to receive the first voltage, the second terminal of the transistor is coupled to the output terminal, and the control terminal of the transistor is configured to receive the first voltage of the first node, wherein the transistor is selectively conducted according to the first voltage of the first node.

9 . A gate driver, comprising:
a plurality of shift register circuits, wherein the plurality of shift register circuits are connected in series with each other, a first shift register circuit of the plurality of shift register circuits is configured to receive a first clock signal and a second clock signal, wherein the first shift register circuit adjusts a voltage of a first node of the first shift register circuit in response to the first clock signal and the second clock signal, and the first shift register circuit outputs a first voltage in response to the voltage of the first node; and a second shift register circuit of the plurality of shift register circuits is configured to receive a third clock signal and a fourth clock signal, wherein the second shift register circuit adjusts a voltage of a second node of the second shift register circuit in response to the third clock signal

Assignees

• Au Optronics Corp

Inventors

• Lai Po-Cheng
• Cheng Mao-Hsun
• Huang Cheng-Han
• Chen Yung-Chih
• Cheng Ching-Sheng
• Lin Chih-Lung

Classifications

• G09G3/3677

  suitable for active matrices only · CPC title

• G11C19/287

  Organisation of a multiplicity of shift registers · CPC title

• G09G2310/08

  Details of timing specific for flat panels, other than clock recovery · CPC title

• G09G2310/0286

  Details of a shift registers arranged for use in a driving circuit · CPC title

• G09G2310/0267

  Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays · CPC title