Network system
US-9571298-B2 · Feb 14, 2017 · US
US2020127872A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2020127872-A1 |
| Application number | US-201816621671-A |
| Country | US |
| Kind code | A1 |
| Filing date | Jun 14, 2018 |
| Priority date | Jun 14, 2017 |
| Publication date | Apr 23, 2020 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The invention relates to an arrangement and a method performing data exchange between various integrated circuits, IC, (3,4,5,6,7) in an automotive control system wherein the data are exchanged by a bus and has the object to enable ASIL C/D system coverage and to tie various ICs (clocks, regulators, memory interfaces, sensor signal conditioners, power management ICs etc.) This is solved the data are exchanged by a bus being ASIL C/D compliant and forming a common protocol to exchange information among the integrated circuits (3,4,5,6,7). The method is solved by functions implemented within the bus as setting the frequency of operation; arbitrating roles of the integrated circuits as master or slave device; checking integrity of exchanged data; frame repetition; detecting bus stuck- at failure modes; filtering or denouncing failures and warnings from peripheral devices; detecting remote out of specification local clock; and monitoring and predicting system reliability and profiling maintenance events.
Opening claim text (preview).
1 - 12 . (canceled) 13 . An arrangement for connecting various integrated circuits in an automotive control system wherein at least two integrated circuits are connected by a bus being ASIL C/D compliant and forming a common bus protocol to exchange information among the integrated circuits, the arrangement comprising: a means for setting the frequency of operation; a means for arbitrating roles of the integrated circuits as master or slave device; a means for checking integrity of exchanged data; a means for frame repetition, which periodically gathers failures data information from each slave by a broadcast-inquiring by the master; a mechanism to detect bus stuck-at failure modes; a mechanism to filter or denounce failures and warnings from peripheral devices; a means for detecting remote out of specification local clock; and a means for monitoring and predicting system reliability and profiling maintenance events. 14 . The arrangement of claim 13 , wherein the bus is configured as a single wire interface bus. 15 . The arrangement of claim 13 , wherein the bus is configured to exchange telemetry information. 16 . The arrangement of claim 15 , wherein the bus is designed to exchange information about temperature, voltage, current, fault conditions, warnings, frequency or mode of operation. 17 . The arrangement of claim 13 , wherein the bus protocol is provided with an additional protocol layer implementing industry standard interfaces such as I2C, PMBUS, SMBUS, SVID, SPI, SCSI, PCIe or USB. 18 . The arrangement of claim 13 , wherein a power management IC (PMIC) is connected with one or more digital processing units (DPU) via the bus. 19 . The arrangement of claim 18 , wherein the power management IC (PMIC) is connected to an automotive SoC whereby the bus is safe controlling power delivery to the automotive SoC. 20 . A method of performing data exchange between various integrated circuits in an automotive control system wherein the data are exchanged by a bus being ASIL C/D compliant and forming a common protocol to exchange information among the integrated circuits comprising the steps of setting the frequency of operation; arbitrating roles of the integrated circuits as master or slave device; checking integrity of exchanged data; frame repetition, i.e. periodically gathering failures data information from each slave by a broadcast-inquiring by the master; detecting bus stuck-at failure modes; filtering or denouncing failures and warnings from peripheral devices; detecting remote out of specification local clock; and monitoring and predicting system reliability and profiling maintenance events. 21 . The method of claim 20 , wherein telemetry information is exchanged. 22 . The method of claim 21 , wherein information about temperature, voltage, current, fault conditions, warnings, frequency or mode of operation is exchanged. 23 . The method of claim 20 , wherein the bus protocol is provided with an additional protocol layer implementing industry standard interfaces such as I2C, PMBUS, SMBUS, SVID, SPI, SCSI, PCIe or USB. 24 . The method of claim 20 , wherein a power delivery to an automotive SoC is performed using safe controlling.
in an input/output transactions management context (input/output processing in general G06F13/00) · CPC title
Bandwidth and channel allocation (home automation networks H04L12/2803; flow control H04L47/10) · CPC title
Security; Encryption; Content protection (cryptographic protocols H04L9/00; protocols for network security H04L63/00) · CPC title
Bus for use in automation systems · CPC title
Bus configuration (home automation networks H04L12/2803; arrangements for maintenance or administration H04L41/00) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.