Process for manufacturing lacquer-coated electric sheet strip, and lacquer-coated electric sheet strip

US2020086343A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2020086343-A1
Application numberUS-201816494589-A
CountryUS
Kind codeA1
Filing dateMar 16, 2018
Priority dateMar 17, 2017
Publication dateMar 19, 2020
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In a process for producing a lacquer-coated electric sheet strip a first insulation lacquer layer is applied wet across at least one side of an electric sheet strip. Across the wet first insulation lacquer layer a wet second insulation lacquer layer is applied. In a drying oven drying of the first insulation lacquer layer and the second insulation lacquer layer is performed.

First claim

Opening claim text (preview).

1 .- 18 . (canceled) 19 . A process for producing a lacquer-coated electric sheet strip for a buildup of electric cores, comprising: wet application of a first insulation lacquer layer across at least one side of an electric sheet strip; wet application of a second insulation lacquer layer across the wet first insulation lacquer layer by roll application, where the first insulation lacquer layer and the second insulation lacquer layer are different lacquers; and drying of the first insulation lacquer layer and the second insulation lacquer layer in a drying oven. 20 . The process as claimed in claim 19 , wherein the wet application of the first insulation lacquer layer, the wet application of the second insulation lacquer layer and the drying of the first insulation lacquer layer and the second insulation lacquer layer are conducted in a continuous belt run. 21 . The process as claimed in claim 20 , wherein a duration between the wet application of the first insulation lacquer layer and the wet application of the second insulation lacquer layer is not more than 20 seconds. 22 . The process as claimed in claim 20 , wherein a duration between the wet application of the second insulation lacquer layer and the drying is not more than 20 seconds. 23 . The process as claimed in any of claim 20 , wherein a maximum lamination temperature in the drying oven is between 150° C. and 280° C. 24 . The process as claimed in claim 19 , wherein the second insulation lacquer layer is a layer that is an adhesive after the drying. 25 . The process as claimed in claim 24 , wherein the second insulation lacquer layer is a baking lacquer layer. 26 . The process as claimed in claim 19 , wherein a layer thickness of the first insulation lacquer layer after drying is between 1 and 12 micrometers. 27 . The process as claimed in claim 19 , wherein a layer thickness of the second insulation lacquer layer after drying is between 1 and 12 micrometers. 28 . The process as claimed in claim 19 , wherein a viscosity of the first insulation lacquer layer directly after the wet application of the first insulation lacquer layer is greater than a viscosity of the second insulation lacquer layer directly after the wet application of the second insulation lacquer layer. 29 . The process as claimed claim 19 , wherein the wet application of the first insulation lacquer layer is effected by roll application. 30 . The process as claimed in claim 19 , wherein the roll application for the wet application of the second insulation lacquer layer includes a roll which rotates in a belt running direction and which has a roll speed higher than a belt speed of the belt. 31 . The process as claimed in claim 19 , wherein a degree of coverage of the second insulation lacquer layer is not more than 80%, 60%, 40% or 20% of an area of the electric sheet strip. 32 . A lacquer-coated electric sheet strip for a buildup of electric cores, comprising: an electric sheet strip; a dry first insulation lacquer layer across at least one side of the electric sheet strip; and a dry second insulation lacquer layer across the dry first insulation lacquer layer, which has been applied wet across a wet first insulation lacquer layer and then dried together with the wet first insulation lacquer layer, where the first insulation lacquer layer and the second insulation lacquer layer are different lacquers.

Assignees

Inventors

Classifications

  • Epoxy polymers · CPC title

  • of synthetic resin · CPC title

  • performed by transfer from the surfaces of elements carrying the liquid or other fluent material, e.g. brushes, pads, rollers · CPC title

  • B05D3/0272Primary

    with ovens · CPC title

  • with insulating coating · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2020086343A1 cover?
In a process for producing a lacquer-coated electric sheet strip a first insulation lacquer layer is applied wet across at least one side of an electric sheet strip. Across the wet first insulation lacquer layer a wet second insulation lacquer layer is applied. In a drying oven drying of the first insulation lacquer layer and the second insulation lacquer layer is performed.
Who is the assignee on this patent?
Voestalpine Stahl Gmbh
What technology area does this patent fall under?
Primary CPC classification B05D3/0272. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Thu Mar 19 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).