Integrated circuit, circuit board with integrated circuit, and display device using the same

US2020006216A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2020006216-A1
Application numberUS-201916453552-A
CountryUS
Kind codeA1
Filing dateJun 26, 2019
Priority dateJun 29, 2018
Publication dateJan 2, 2020
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides an integrated circuit comprising a main body and pins. The main body has a top and a bottom. The pins comprise upper pins placed on the top of the main body, and lower pins placed on the bottom of the main body.

First claim

Opening claim text (preview).

What is claimed is: 1 . An integrated circuit comprising: a main body having a top and a bottom; and upper pins placed on the top of the main body, and lower pins placed on the bottom of the main body. 2 . The integrated circuit of claim 1 , wherein at least one of a size and a shape of the upper pins and the lower pins are the same or different. 3 . The integrated circuit of claim 1 , wherein the upper pins and the lower pins protrude from a side of the integrated circuit and are bent so as to face surfaces of the top and bottom of the main body, respectively, and to be parallel to the same. 4 . The integrated circuit of claim 1 , wherein the upper pins and the lower pins protrude from a side of the integrated circuit and are bent so as to not face surfaces of the top and bottom of the main body, respectively, but to be parallel to the same. 5 . The integrated circuit of claim 1 , wherein the upper pins and the lower pins protrude from a side of the integrated circuit and are bent so as to touch surfaces of the top and bottom of the main body, respectively. 6 . The integrated circuit of claim 1 , wherein the upper pins and the lower pins protrude from surfaces of the top and bottom of the main body of the integrated circuit. 7 . A circuit board comprising: a printed circuit board; and an integrated circuit mounted on the printed circuit board, the integrated circuit comprising: a main body having a top and a bottom; and upper pins placed on the top of the main body, and lower pins placed on the bottom of the main body. 8 . A display device comprising: a display panel; a first circuit board and a second circuit board that are placed separately to transmit at least one of a signal and a voltage to the display panel; and a first integrated circuit and a second integrated circuit that are mounted on the first circuit board and the second circuit board, respectively, wherein the first integrated circuit and the second integrated circuit have symmetrical pin arrangements. 9 . The display device of claim 8 , wherein the first and second integrated circuits each comprise: a main body having a top and a bottom; and upper pins placed on the top of the main body, and lower pins placed on the bottom of the main body. 10 . The display device of claim 9 , wherein the first integrated circuit is mounted on the first circuit board so that the top of the main body is visible, and the second integrated circuit is mounted on the second circuit board so that the bottom of the main body is visible. 11 . The display device of claim 9 , wherein at least one of a size and a shape of the upper pins and the lower pins are the same or different. 12 . The display device of claim 9 , wherein the upper pins and the lower pins protrude from a side of the first and/or second integrated circuit and are bent so as to face surfaces of the top and bottom of the main body, respectively, and be parallel to the same, or the upper pins and the lower pins protrude from a side of the first and/or second integrated circuit and are bent so as to not face surfaces of the top and bottom of the main body, respectively, but to be parallel to the same, or the upper pins and the lower pins protrude from a side of the first and/or second integrated circuit and are bent so as to touch surfaces of the top and bottom of the main body, respectively, or the upper pins and the lower pins protrude from surfaces of the top and bottom of the main body of the first and/or second integrated circuit. 13 . The display device of claim 8 , wherein the first and/or second integrated circuit comprises a level shifter that generates and outputs clock signals.

Assignees

Inventors

Classifications

  • Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure · CPC title

  • Layout of electrodes and connections · CPC title

  • characterised by the relative positions of pads or connectors relative to package parts · CPC title

  • being the outer leads · CPC title

  • H10W72/00Primary

    Interconnections or connectors in packages · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2020006216A1 cover?
The present disclosure provides an integrated circuit comprising a main body and pins. The main body has a top and a bottom. The pins comprise upper pins placed on the top of the main body, and lower pins placed on the bottom of the main body.
Who is the assignee on this patent?
Lg Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10W72/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jan 02 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).