Display panel, display apparatus and control method thereof

US2019369449A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2019369449-A1
Application numberUS-201916428329-A
CountryUS
Kind codeA1
Filing dateMay 31, 2019
Priority dateJun 1, 2018
Publication dateDec 5, 2019
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel includes a first substrate, a second substrate, and a liquid crystal layer. The first substrate includes a first common electrode layer and a pixel electrode layer. The first common electrode layer is configured to receive a first common voltage signal to form a first electric field with the pixel electrode layer. The second substrate is disposed opposite to the first substrate, and includes a second common electrode layer. The second common electrode layer is configured to receive a second common voltage signal to form a second electric field with the pixel electrode layer. The liquid crystal layer is disposed between the first substrate and the second substrate.

First claim

Opening claim text (preview).

What is claimed is: 1 . A display panel, comprising: a first substrate, wherein the first substrate includes a first common electrode layer and a pixel electrode layer, and the first common electrode layer is configured to receive a first common voltage signal to form a first electric field with the pixel electrode layer; a second substrate disposed opposite to the first substrate, wherein the second substrate includes a second common electrode layer, and the second common electrode layer is configured to receive a second common voltage signal to form a second electric field with the pixel electrode layer; and a liquid crystal layer disposed between the first substrate and the second substrate. 2 . The display panel according to claim 1 , wherein the display panel has sub-pixel regions; and the second common electrode layer is selected from a group consisting of: a second common electrode layer including a first plate-shaped electrode, a second common electrode layer including strip-shaped electrodes, a second common electrode layer including block-shaped electrodes each of which is located in a corresponding sub-pixel region, and a second common electrode layer including slit electrodes each of which is located in a corresponding sub-pixel region. 3 . The display panel according to claim 1 , wherein the display panel has sub-pixel regions; the first common electrode layer is disposed at a side of the pixel electrode layer facing away from the second common electrode layer; the first common electrode layer is selected from a group consisting of: a first common electrode layer including a second plate-shaped electrode, a first common electrode layer including strip-shaped electrodes, a first common electrode layer including block-shaped electrodes each of which is located in a corresponding sub-pixel region, and a first common electrode layer including slit electrodes each of which is located in a corresponding sub-pixel region; and the pixel electrode layer includes slit electrodes each of which is located in a corresponding sub-pixel region. 4 . The display panel according to claim 1 , wherein the display panel has sub-pixel regions; the pixel electrode layer is disposed at a side of the first common electrode layer facing away from the second common electrode layer; the pixel electrode layer is selected from a group consisting of: a pixel electrode layer including block-shaped electrodes each of which is located in a corresponding sub-pixel region, and a pixel electrode layer including slit electrodes each of which is located in a corresponding sub-pixel region; and the first common electrode layer includes slit electrodes each of which is located in a corresponding sub-pixel region. 5 . The display panel according to claim 1 , wherein the display panel has sub-pixel regions; the first common electrode layer and the pixel electrode layer are disposed in a same layer; the pixel electrode layer includes first comb electrodes, and each first comb electrode is located in a corresponding sub-pixel region; the first common electrode layer includes second comb electrodes, and each second comb electrode is located in a corresponding sub-pixel region; and teeth of first and second comb electrodes that are located in a same sub-pixel region are alternately arranged and spaced apart. 6 . The display panel according to claim 1 , wherein the first substrate further includes: a first base substrate, wherein the first common electrode layer and the pixel electrode layer are disposed at a side of the first base substrate facing the liquid crystal layer; and a touch layer disposed at a side of the first base substrate facing away from the liquid crystal layer. 7 . The display panel according to claim 1 , wherein the first substrate further includes: a first base substrate, wherein the first common electrode layer and the pixel electrode layer are disposed at a side of the first base substrate facing the liquid crystal layer; and a touch layer disposed between the first base substrate and one of the first common electrode layer and the pixel electrode layer closer to the first base substrate. 8 . The display panel according to claim 1 , wherein the second substrate further includes: a second base substrate, wherein the second common electrode layer is disposed on a side of the second base substrate facing the liquid crystal layer; and a touch layer disposed on a side of the second base substrate facing away from the liquid crystal layer. 9 . The display panel according to claim 1 , wherein the second substrate further includes: a second base substrate, wherein the second common electrode layer is disposed on a side of the second base substrate facing the liquid crystal layer; and a touch layer disposed between the second base substrate and the second common electrode layer. 10 . The display panel according to claim 1 , wherein the display panel has sub-pixel regions, and the first substrate further includes: a first base substrate, wherein the first common electrode layer and the pixel electrode layer are disposed at a side of the first base substrate facing the liquid crystal layer; and thin film transistors disposed at the side of the first base substrate facing the liquid crystal layer, each thin film transistor is located in a corresponding sub-pixel region, and is electrically connected to a portion of the pixel electrode layer located in the sub-pixel region. 11 . A display apparatus, comprising: the display panel according to claim 1 ; a controller electrically connected to the display panel, wherein the controller is configured to: monitor a usage state of the display panel in real time, generate a first control command in response to the display panel being in a first usage state, and generate a second control command in response to the display panel being in a second usage state; and a common voltage generating circuit electrically connected to the controller and the display panel, wherein the common voltage generating circuit is configured to: generate a first common voltage signal and a second common voltage signal, transfer the first common voltage signal to the first common electrode layer of the display panel in response to receiving the first control command, and transfer the second common voltage signal to the second common electrode layer of the display panel in response to receiving the second control command. 12 . The display apparatus according to claim 11 , wherein the common voltage generating circuit includes: a main circuit electrically connected to the controller, wherein the main circuit is configured to: generate a first common voltage signal and a second common voltage signal, transfer the first common voltage signal in response to receiving the first control command, and transfer the second common voltage signal in response to receiving the second control command; a first common voltage output terminal electrically connected to the main circuit and the first common electrode layer of the display panel, wherein the first common voltage output terminal is configured to transfer the first common voltage signal to the first common electrode layer; and a second common voltage output terminal electrically connected to the main circuit and the second common electrode layer of the display panel, wherein the second common voltage output terminal is configured to transfer the second common voltage signal to the second common electrode layer. 13 . The display apparatus according to claim 11 , wherein the common voltage generating circuit includes: a logic circuit electrically connected to th

Assignees

Inventors

Classifications

  • G09G3/3655Primary

    Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors · CPC title

  • by capacitive means · CPC title

  • using liquid crystals · CPC title

  • G02F1/1323Primary

    Arrangements for providing a switchable viewing angle · CPC title

  • having more than one switching element per pixel · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2019369449A1 cover?
A display panel includes a first substrate, a second substrate, and a liquid crystal layer. The first substrate includes a first common electrode layer and a pixel electrode layer. The first common electrode layer is configured to receive a first common voltage signal to form a first electric field with the pixel electrode layer. The second substrate is disposed opposite to the first substrate,…
Who is the assignee on this patent?
Chongqing Boe Optoelectronics Tech Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3655. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Dec 05 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).